Design and analysis of a 77.3% locking-range divide-by-4 frequency divider

Yen Hung Kuo, Jeng Han Tsai, Hong Yeh Chang, Tian Wei Huang

Research output: Contribution to journalArticle

27 Citations (Scopus)

Abstract

A cascoded frequency divider (FD) with division number of 4 and ultra-wide locking range is presented in this paper. The proposed FD consists of a divide-by-2 (D2) injection-locked frequency divider (ILFD) core and a D2 source-injection current mode logic (SICML) divider. After the cascoded integration of ILFD and SICML, the removal of transconductance and buffer stages can lower the dc power consumption and widen the locking range. The proposed FD is implemented in 0.13-μm CMOS technology and has a 77.3% frequency locking range from 13.5 to 30.5 GHz at injection power of 0 dBm while consuming 7.3-mW dc power. Compared to the previously reported ILFDs, the proposed circuit achieves the widest locking range without employing extra tuning mechanism.

Original languageEnglish
Article number5970079
Pages (from-to)2477-2485
Number of pages9
JournalIEEE Transactions on Microwave Theory and Techniques
Volume59
Issue number10 PART 1
DOIs
Publication statusPublished - 2011 Aug 4

Fingerprint

frequency dividers
Transconductance
locking
Electric power utilization
Tuning
injection
Networks (circuits)
logic
dividers
transconductance
division
CMOS
buffers
tuning

Keywords

  • CMOS
  • current mode logic (CML) latch
  • divide-by-4 (D4)
  • injection-locked frequency divider (ILFD)
  • monolithic microwave integrated circuit (MMIC)
  • phase-locked loop (PLL)
  • wide locking range

ASJC Scopus subject areas

  • Radiation
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

Design and analysis of a 77.3% locking-range divide-by-4 frequency divider. / Kuo, Yen Hung; Tsai, Jeng Han; Chang, Hong Yeh; Huang, Tian Wei.

In: IEEE Transactions on Microwave Theory and Techniques, Vol. 59, No. 10 PART 1, 5970079, 04.08.2011, p. 2477-2485.

Research output: Contribution to journalArticle

Kuo, Yen Hung ; Tsai, Jeng Han ; Chang, Hong Yeh ; Huang, Tian Wei. / Design and analysis of a 77.3% locking-range divide-by-4 frequency divider. In: IEEE Transactions on Microwave Theory and Techniques. 2011 ; Vol. 59, No. 10 PART 1. pp. 2477-2485.
@article{4d2fba498f724193a0ae6b58490e3ae7,
title = "Design and analysis of a 77.3{\%} locking-range divide-by-4 frequency divider",
abstract = "A cascoded frequency divider (FD) with division number of 4 and ultra-wide locking range is presented in this paper. The proposed FD consists of a divide-by-2 (D2) injection-locked frequency divider (ILFD) core and a D2 source-injection current mode logic (SICML) divider. After the cascoded integration of ILFD and SICML, the removal of transconductance and buffer stages can lower the dc power consumption and widen the locking range. The proposed FD is implemented in 0.13-μm CMOS technology and has a 77.3{\%} frequency locking range from 13.5 to 30.5 GHz at injection power of 0 dBm while consuming 7.3-mW dc power. Compared to the previously reported ILFDs, the proposed circuit achieves the widest locking range without employing extra tuning mechanism.",
keywords = "CMOS, current mode logic (CML) latch, divide-by-4 (D4), injection-locked frequency divider (ILFD), monolithic microwave integrated circuit (MMIC), phase-locked loop (PLL), wide locking range",
author = "Kuo, {Yen Hung} and Tsai, {Jeng Han} and Chang, {Hong Yeh} and Huang, {Tian Wei}",
year = "2011",
month = "8",
day = "4",
doi = "10.1109/TMTT.2011.2160963",
language = "English",
volume = "59",
pages = "2477--2485",
journal = "IEEE Transactions on Microwave Theory and Techniques",
issn = "0018-9480",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10 PART 1",

}

TY - JOUR

T1 - Design and analysis of a 77.3% locking-range divide-by-4 frequency divider

AU - Kuo, Yen Hung

AU - Tsai, Jeng Han

AU - Chang, Hong Yeh

AU - Huang, Tian Wei

PY - 2011/8/4

Y1 - 2011/8/4

N2 - A cascoded frequency divider (FD) with division number of 4 and ultra-wide locking range is presented in this paper. The proposed FD consists of a divide-by-2 (D2) injection-locked frequency divider (ILFD) core and a D2 source-injection current mode logic (SICML) divider. After the cascoded integration of ILFD and SICML, the removal of transconductance and buffer stages can lower the dc power consumption and widen the locking range. The proposed FD is implemented in 0.13-μm CMOS technology and has a 77.3% frequency locking range from 13.5 to 30.5 GHz at injection power of 0 dBm while consuming 7.3-mW dc power. Compared to the previously reported ILFDs, the proposed circuit achieves the widest locking range without employing extra tuning mechanism.

AB - A cascoded frequency divider (FD) with division number of 4 and ultra-wide locking range is presented in this paper. The proposed FD consists of a divide-by-2 (D2) injection-locked frequency divider (ILFD) core and a D2 source-injection current mode logic (SICML) divider. After the cascoded integration of ILFD and SICML, the removal of transconductance and buffer stages can lower the dc power consumption and widen the locking range. The proposed FD is implemented in 0.13-μm CMOS technology and has a 77.3% frequency locking range from 13.5 to 30.5 GHz at injection power of 0 dBm while consuming 7.3-mW dc power. Compared to the previously reported ILFDs, the proposed circuit achieves the widest locking range without employing extra tuning mechanism.

KW - CMOS

KW - current mode logic (CML) latch

KW - divide-by-4 (D4)

KW - injection-locked frequency divider (ILFD)

KW - monolithic microwave integrated circuit (MMIC)

KW - phase-locked loop (PLL)

KW - wide locking range

UR - http://www.scopus.com/inward/record.url?scp=84878115746&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84878115746&partnerID=8YFLogxK

U2 - 10.1109/TMTT.2011.2160963

DO - 10.1109/TMTT.2011.2160963

M3 - Article

AN - SCOPUS:84878115746

VL - 59

SP - 2477

EP - 2485

JO - IEEE Transactions on Microwave Theory and Techniques

JF - IEEE Transactions on Microwave Theory and Techniques

SN - 0018-9480

IS - 10 PART 1

M1 - 5970079

ER -