Compact FPGA implementation of 32-bits AES algorithm using block RAM

Chi Wu Huang, Chi Jeng Chang, Mao Yuan Lin, Hung Yun Tai

Research output: Chapter in Book/Report/Conference proceedingConference contribution

19 Citations (Scopus)

Fingerprint Dive into the research topics of 'Compact FPGA implementation of 32-bits AES algorithm using block RAM'. Together they form a unique fingerprint.

Engineering & Materials Science