CMOS oversampling Δ Σ magnetic to digital converters

Lee An Ho, Shr Lung Chen, Chien Hung Kuo, Shen Iuan Liu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this paper, a CMOS oversampling delta sigma (Δ Σ) magnetic to digital converter (MDC) is proposed. In the MDC, the magnetic operational amplifier (MOP) combines with the switched capacitor (SC) Δ Σ modulator, and converts the external magnetic field into digital form. Simulation and measurement results indicate that the average digital output versus the applied magnetic field is quite linear. The prototype circuit was fabricated in a 0.5 μm CMOS DPDM process. The circuit operates at a 5 V supply voltage and the sampling rate of 2.5 MHz. The maximum signal range of the converter is at least ±100 mT and the resolution can reach as small as 1 mT. The gain error within ±100 mT is less than 3%. The conversion gain is 1.327 mv/mT and the power consumption is 49.3 mW.

Original languageEnglish
Title of host publicationISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Pages388-391
Number of pages4
Volume1
DOIs
Publication statusPublished - 2001
Externally publishedYes
Event2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia
Duration: 2001 May 62001 May 9

Other

Other2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
CountryAustralia
CitySydney, NSW
Period01/5/601/5/9

Fingerprint

Magnetic amplifiers
Magnetic fields
Networks (circuits)
Operational amplifiers
Modulators
Electric power utilization
Capacitors
Sampling
Electric potential

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Ho, L. A., Chen, S. L., Kuo, C. H., & Liu, S. I. (2001). CMOS oversampling Δ Σ magnetic to digital converters. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings (Vol. 1, pp. 388-391) https://doi.org/10.1109/ISCAS.2001.921874

CMOS oversampling Δ Σ magnetic to digital converters. / Ho, Lee An; Chen, Shr Lung; Kuo, Chien Hung; Liu, Shen Iuan.

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. Vol. 1 2001. p. 388-391.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ho, LA, Chen, SL, Kuo, CH & Liu, SI 2001, CMOS oversampling Δ Σ magnetic to digital converters. in ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. vol. 1, pp. 388-391, 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001, Sydney, NSW, Australia, 01/5/6. https://doi.org/10.1109/ISCAS.2001.921874
Ho LA, Chen SL, Kuo CH, Liu SI. CMOS oversampling Δ Σ magnetic to digital converters. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. Vol. 1. 2001. p. 388-391 https://doi.org/10.1109/ISCAS.2001.921874
Ho, Lee An ; Chen, Shr Lung ; Kuo, Chien Hung ; Liu, Shen Iuan. / CMOS oversampling Δ Σ magnetic to digital converters. ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. Vol. 1 2001. pp. 388-391
@inproceedings{20abac218be04bc1b8be5465af4874a0,
title = "CMOS oversampling Δ Σ magnetic to digital converters",
abstract = "In this paper, a CMOS oversampling delta sigma (Δ Σ) magnetic to digital converter (MDC) is proposed. In the MDC, the magnetic operational amplifier (MOP) combines with the switched capacitor (SC) Δ Σ modulator, and converts the external magnetic field into digital form. Simulation and measurement results indicate that the average digital output versus the applied magnetic field is quite linear. The prototype circuit was fabricated in a 0.5 μm CMOS DPDM process. The circuit operates at a 5 V supply voltage and the sampling rate of 2.5 MHz. The maximum signal range of the converter is at least ±100 mT and the resolution can reach as small as 1 mT. The gain error within ±100 mT is less than 3{\%}. The conversion gain is 1.327 mv/mT and the power consumption is 49.3 mW.",
author = "Ho, {Lee An} and Chen, {Shr Lung} and Kuo, {Chien Hung} and Liu, {Shen Iuan}",
year = "2001",
doi = "10.1109/ISCAS.2001.921874",
language = "English",
isbn = "0780366859",
volume = "1",
pages = "388--391",
booktitle = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

}

TY - GEN

T1 - CMOS oversampling Δ Σ magnetic to digital converters

AU - Ho, Lee An

AU - Chen, Shr Lung

AU - Kuo, Chien Hung

AU - Liu, Shen Iuan

PY - 2001

Y1 - 2001

N2 - In this paper, a CMOS oversampling delta sigma (Δ Σ) magnetic to digital converter (MDC) is proposed. In the MDC, the magnetic operational amplifier (MOP) combines with the switched capacitor (SC) Δ Σ modulator, and converts the external magnetic field into digital form. Simulation and measurement results indicate that the average digital output versus the applied magnetic field is quite linear. The prototype circuit was fabricated in a 0.5 μm CMOS DPDM process. The circuit operates at a 5 V supply voltage and the sampling rate of 2.5 MHz. The maximum signal range of the converter is at least ±100 mT and the resolution can reach as small as 1 mT. The gain error within ±100 mT is less than 3%. The conversion gain is 1.327 mv/mT and the power consumption is 49.3 mW.

AB - In this paper, a CMOS oversampling delta sigma (Δ Σ) magnetic to digital converter (MDC) is proposed. In the MDC, the magnetic operational amplifier (MOP) combines with the switched capacitor (SC) Δ Σ modulator, and converts the external magnetic field into digital form. Simulation and measurement results indicate that the average digital output versus the applied magnetic field is quite linear. The prototype circuit was fabricated in a 0.5 μm CMOS DPDM process. The circuit operates at a 5 V supply voltage and the sampling rate of 2.5 MHz. The maximum signal range of the converter is at least ±100 mT and the resolution can reach as small as 1 mT. The gain error within ±100 mT is less than 3%. The conversion gain is 1.327 mv/mT and the power consumption is 49.3 mW.

UR - http://www.scopus.com/inward/record.url?scp=0035024683&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035024683&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2001.921874

DO - 10.1109/ISCAS.2001.921874

M3 - Conference contribution

AN - SCOPUS:0035024683

SN - 0780366859

SN - 9780780366855

VL - 1

SP - 388

EP - 391

BT - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

ER -