CDM ESD protection design with initial-on concept in nanoscale CMOS process

Chun Yu Lin, Ming Dou Ker

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

Integrated circuits (ICs) have been fabricated with thinner gate oxides to achieve higher speed and lower power consumption in nanoscale CMOS processes. However, the charged-device-model (CDM) electrostatic discharge (ESD) events became more critical because of the thinner gate oxide in nanoscale CMOS transistors and the larger die size for the system-on-chip (SoC) applications. Thus, effective on-chip ESD protection design against CDM ESD stresses has become more challenging to be implemented. A novel on-chip ESD protection design against CDM ESD events was proposed in this work, and its performance has been verified by the silicon chip fabricated in 55-nm CMOS process.

Original languageEnglish
Title of host publicationIPFA 2010 - 17th International Symposium on the Physical and Failure Analysis of Integrated Circuits
DOIs
Publication statusPublished - 2010
Externally publishedYes
Event17th International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2010 - Singapore, Singapore
Duration: 2010 Jul 52010 Jul 9

Other

Other17th International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2010
CountrySingapore
CitySingapore
Period10/7/510/7/9

Fingerprint

Electrostatic discharge
Oxides
Integrated circuits
Transistors
Electric power utilization
Silicon

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Lin, C. Y., & Ker, M. D. (2010). CDM ESD protection design with initial-on concept in nanoscale CMOS process. In IPFA 2010 - 17th International Symposium on the Physical and Failure Analysis of Integrated Circuits [5532223] https://doi.org/10.1109/IPFA.2010.5532223

CDM ESD protection design with initial-on concept in nanoscale CMOS process. / Lin, Chun Yu; Ker, Ming Dou.

IPFA 2010 - 17th International Symposium on the Physical and Failure Analysis of Integrated Circuits. 2010. 5532223.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lin, CY & Ker, MD 2010, CDM ESD protection design with initial-on concept in nanoscale CMOS process. in IPFA 2010 - 17th International Symposium on the Physical and Failure Analysis of Integrated Circuits., 5532223, 17th International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2010, Singapore, Singapore, 10/7/5. https://doi.org/10.1109/IPFA.2010.5532223
Lin CY, Ker MD. CDM ESD protection design with initial-on concept in nanoscale CMOS process. In IPFA 2010 - 17th International Symposium on the Physical and Failure Analysis of Integrated Circuits. 2010. 5532223 https://doi.org/10.1109/IPFA.2010.5532223
Lin, Chun Yu ; Ker, Ming Dou. / CDM ESD protection design with initial-on concept in nanoscale CMOS process. IPFA 2010 - 17th International Symposium on the Physical and Failure Analysis of Integrated Circuits. 2010.
@inproceedings{43f3499f0aec411497e664fdd306db28,
title = "CDM ESD protection design with initial-on concept in nanoscale CMOS process",
abstract = "Integrated circuits (ICs) have been fabricated with thinner gate oxides to achieve higher speed and lower power consumption in nanoscale CMOS processes. However, the charged-device-model (CDM) electrostatic discharge (ESD) events became more critical because of the thinner gate oxide in nanoscale CMOS transistors and the larger die size for the system-on-chip (SoC) applications. Thus, effective on-chip ESD protection design against CDM ESD stresses has become more challenging to be implemented. A novel on-chip ESD protection design against CDM ESD events was proposed in this work, and its performance has been verified by the silicon chip fabricated in 55-nm CMOS process.",
author = "Lin, {Chun Yu} and Ker, {Ming Dou}",
year = "2010",
doi = "10.1109/IPFA.2010.5532223",
language = "English",
isbn = "9781424455973",
booktitle = "IPFA 2010 - 17th International Symposium on the Physical and Failure Analysis of Integrated Circuits",

}

TY - GEN

T1 - CDM ESD protection design with initial-on concept in nanoscale CMOS process

AU - Lin, Chun Yu

AU - Ker, Ming Dou

PY - 2010

Y1 - 2010

N2 - Integrated circuits (ICs) have been fabricated with thinner gate oxides to achieve higher speed and lower power consumption in nanoscale CMOS processes. However, the charged-device-model (CDM) electrostatic discharge (ESD) events became more critical because of the thinner gate oxide in nanoscale CMOS transistors and the larger die size for the system-on-chip (SoC) applications. Thus, effective on-chip ESD protection design against CDM ESD stresses has become more challenging to be implemented. A novel on-chip ESD protection design against CDM ESD events was proposed in this work, and its performance has been verified by the silicon chip fabricated in 55-nm CMOS process.

AB - Integrated circuits (ICs) have been fabricated with thinner gate oxides to achieve higher speed and lower power consumption in nanoscale CMOS processes. However, the charged-device-model (CDM) electrostatic discharge (ESD) events became more critical because of the thinner gate oxide in nanoscale CMOS transistors and the larger die size for the system-on-chip (SoC) applications. Thus, effective on-chip ESD protection design against CDM ESD stresses has become more challenging to be implemented. A novel on-chip ESD protection design against CDM ESD events was proposed in this work, and its performance has been verified by the silicon chip fabricated in 55-nm CMOS process.

UR - http://www.scopus.com/inward/record.url?scp=77956438525&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77956438525&partnerID=8YFLogxK

U2 - 10.1109/IPFA.2010.5532223

DO - 10.1109/IPFA.2010.5532223

M3 - Conference contribution

AN - SCOPUS:77956438525

SN - 9781424455973

BT - IPFA 2010 - 17th International Symposium on the Physical and Failure Analysis of Integrated Circuits

ER -