An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 μm CMOS process

Yu Hsuan Lin, Jeng Han Tsai, Yen Hung Kuo, Tian Wei Huang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

A 24 GHz 29.8 mW Phase-lock-loop using 0.18 m CMOS technology is presented in this paper. To achieve the low-power issue and low phase-noise performance, a transformer feedback voltage control oscillator and a cascoded divider of injection-locked frequency divider and current mode logic divider for low voltage and low power are implemented. The phase-lock-loop phase noise was measured by 122 dBc/Hz at 10 MHz offset with low supply voltage and equipped the locking range of 20.80-23.37 GHz. The PLL dissipate 29.8 mW (only 13.3 mW in VCO + ILFD) and occupies the total area of 0.39 mm 2 without off-chip loop filter.

Original languageEnglish
Title of host publicationAsia-Pacific Microwave Conference Proceedings, APMC 2011
Pages1630-1633
Number of pages4
Publication statusPublished - 2011 Dec 1
EventAsia-Pacific Microwave Conference, APMC 2011 - Melbourne, VIC, Australia
Duration: 2011 Dec 52011 Dec 8

Publication series

NameAsia-Pacific Microwave Conference Proceedings, APMC

Other

OtherAsia-Pacific Microwave Conference, APMC 2011
CountryAustralia
CityMelbourne, VIC
Period11/12/511/12/8

Fingerprint

Variable frequency oscillators
Phase noise
Electric potential
Phase locked loops
Voltage control
Feedback control

Keywords

  • CMOS
  • Injection-Locked Frequency Divider(ILFD)
  • Phase-Lock-Loop (PLL)
  • VCO

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Lin, Y. H., Tsai, J. H., Kuo, Y. H., & Huang, T. W. (2011). An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 μm CMOS process. In Asia-Pacific Microwave Conference Proceedings, APMC 2011 (pp. 1630-1633). [6174079] (Asia-Pacific Microwave Conference Proceedings, APMC).

An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 μm CMOS process. / Lin, Yu Hsuan; Tsai, Jeng Han; Kuo, Yen Hung; Huang, Tian Wei.

Asia-Pacific Microwave Conference Proceedings, APMC 2011. 2011. p. 1630-1633 6174079 (Asia-Pacific Microwave Conference Proceedings, APMC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lin, YH, Tsai, JH, Kuo, YH & Huang, TW 2011, An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 μm CMOS process. in Asia-Pacific Microwave Conference Proceedings, APMC 2011., 6174079, Asia-Pacific Microwave Conference Proceedings, APMC, pp. 1630-1633, Asia-Pacific Microwave Conference, APMC 2011, Melbourne, VIC, Australia, 11/12/5.
Lin YH, Tsai JH, Kuo YH, Huang TW. An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 μm CMOS process. In Asia-Pacific Microwave Conference Proceedings, APMC 2011. 2011. p. 1630-1633. 6174079. (Asia-Pacific Microwave Conference Proceedings, APMC).
Lin, Yu Hsuan ; Tsai, Jeng Han ; Kuo, Yen Hung ; Huang, Tian Wei. / An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 μm CMOS process. Asia-Pacific Microwave Conference Proceedings, APMC 2011. 2011. pp. 1630-1633 (Asia-Pacific Microwave Conference Proceedings, APMC).
@inproceedings{f04756eb44d449bb82b078368b07f435,
title = "An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 μm CMOS process",
abstract = "A 24 GHz 29.8 mW Phase-lock-loop using 0.18 m CMOS technology is presented in this paper. To achieve the low-power issue and low phase-noise performance, a transformer feedback voltage control oscillator and a cascoded divider of injection-locked frequency divider and current mode logic divider for low voltage and low power are implemented. The phase-lock-loop phase noise was measured by 122 dBc/Hz at 10 MHz offset with low supply voltage and equipped the locking range of 20.80-23.37 GHz. The PLL dissipate 29.8 mW (only 13.3 mW in VCO + ILFD) and occupies the total area of 0.39 mm 2 without off-chip loop filter.",
keywords = "CMOS, Injection-Locked Frequency Divider(ILFD), Phase-Lock-Loop (PLL), VCO",
author = "Lin, {Yu Hsuan} and Tsai, {Jeng Han} and Kuo, {Yen Hung} and Huang, {Tian Wei}",
year = "2011",
month = "12",
day = "1",
language = "English",
isbn = "9780858259744",
series = "Asia-Pacific Microwave Conference Proceedings, APMC",
pages = "1630--1633",
booktitle = "Asia-Pacific Microwave Conference Proceedings, APMC 2011",

}

TY - GEN

T1 - An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 μm CMOS process

AU - Lin, Yu Hsuan

AU - Tsai, Jeng Han

AU - Kuo, Yen Hung

AU - Huang, Tian Wei

PY - 2011/12/1

Y1 - 2011/12/1

N2 - A 24 GHz 29.8 mW Phase-lock-loop using 0.18 m CMOS technology is presented in this paper. To achieve the low-power issue and low phase-noise performance, a transformer feedback voltage control oscillator and a cascoded divider of injection-locked frequency divider and current mode logic divider for low voltage and low power are implemented. The phase-lock-loop phase noise was measured by 122 dBc/Hz at 10 MHz offset with low supply voltage and equipped the locking range of 20.80-23.37 GHz. The PLL dissipate 29.8 mW (only 13.3 mW in VCO + ILFD) and occupies the total area of 0.39 mm 2 without off-chip loop filter.

AB - A 24 GHz 29.8 mW Phase-lock-loop using 0.18 m CMOS technology is presented in this paper. To achieve the low-power issue and low phase-noise performance, a transformer feedback voltage control oscillator and a cascoded divider of injection-locked frequency divider and current mode logic divider for low voltage and low power are implemented. The phase-lock-loop phase noise was measured by 122 dBc/Hz at 10 MHz offset with low supply voltage and equipped the locking range of 20.80-23.37 GHz. The PLL dissipate 29.8 mW (only 13.3 mW in VCO + ILFD) and occupies the total area of 0.39 mm 2 without off-chip loop filter.

KW - CMOS

KW - Injection-Locked Frequency Divider(ILFD)

KW - Phase-Lock-Loop (PLL)

KW - VCO

UR - http://www.scopus.com/inward/record.url?scp=84860503324&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84860503324&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84860503324

SN - 9780858259744

T3 - Asia-Pacific Microwave Conference Proceedings, APMC

SP - 1630

EP - 1633

BT - Asia-Pacific Microwave Conference Proceedings, APMC 2011

ER -