An efficient VLSI architecture for multi-channel spike sorting using a generalized hebbian algorithm

Ying Lun Chen, Wen Jyi Hwang, Chi En Ke

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

A novel VLSI architecture for multi-channel online spike sorting is presented in this paper. In the architecture, the spike detection is based on nonlinear energy operator (NEO), and the feature extraction is carried out by the generalized Hebbian algorithm (GHA). To lower the power consumption and area costs of the circuits, all of the channels share the same core for spike detection and feature extraction operations. Each channel has dedicated buffers for storing the detected spikes and the principal components of that channel. The proposed circuit also contains a clock gating system supplying the clock to only the buffers of channels currently using the computation core to further reduce the power consumption. The architecture has been implemented by an application-specific integrated circuit (ASIC) with 90-nm technology. Comparisons to the existing works show that the proposed architecture has lower power consumption and hardware area costs for real-time multi-channel spike detection and feature extraction.

Original languageEnglish
Pages (from-to)19830-19851
Number of pages22
JournalSensors (Switzerland)
Volume15
Issue number8
DOIs
Publication statusPublished - 2015 Aug 13

Fingerprint

very large scale integration
classifying
Sorting
spikes
Feature extraction
Buffers
Electric power utilization
Costs and Cost Analysis
Clocks
pattern recognition
Networks (circuits)
Application specific integrated circuits
Technology
clocks
Costs
buffers
costs
Hardware
application specific integrated circuits
supplying

Keywords

  • Brain machine interface
  • Spike sorting
  • VLSI

ASJC Scopus subject areas

  • Analytical Chemistry
  • Biochemistry
  • Atomic and Molecular Physics, and Optics
  • Instrumentation
  • Electrical and Electronic Engineering

Cite this

An efficient VLSI architecture for multi-channel spike sorting using a generalized hebbian algorithm. / Chen, Ying Lun; Hwang, Wen Jyi; Ke, Chi En.

In: Sensors (Switzerland), Vol. 15, No. 8, 13.08.2015, p. 19830-19851.

Research output: Contribution to journalArticle

@article{dc3526605112418486745c76616b0738,
title = "An efficient VLSI architecture for multi-channel spike sorting using a generalized hebbian algorithm",
abstract = "A novel VLSI architecture for multi-channel online spike sorting is presented in this paper. In the architecture, the spike detection is based on nonlinear energy operator (NEO), and the feature extraction is carried out by the generalized Hebbian algorithm (GHA). To lower the power consumption and area costs of the circuits, all of the channels share the same core for spike detection and feature extraction operations. Each channel has dedicated buffers for storing the detected spikes and the principal components of that channel. The proposed circuit also contains a clock gating system supplying the clock to only the buffers of channels currently using the computation core to further reduce the power consumption. The architecture has been implemented by an application-specific integrated circuit (ASIC) with 90-nm technology. Comparisons to the existing works show that the proposed architecture has lower power consumption and hardware area costs for real-time multi-channel spike detection and feature extraction.",
keywords = "Brain machine interface, Spike sorting, VLSI",
author = "Chen, {Ying Lun} and Hwang, {Wen Jyi} and Ke, {Chi En}",
year = "2015",
month = "8",
day = "13",
doi = "10.3390/s150819830",
language = "English",
volume = "15",
pages = "19830--19851",
journal = "Sensors (Switzerland)",
issn = "1424-3210",
publisher = "Multidisciplinary Digital Publishing Institute (MDPI)",
number = "8",

}

TY - JOUR

T1 - An efficient VLSI architecture for multi-channel spike sorting using a generalized hebbian algorithm

AU - Chen, Ying Lun

AU - Hwang, Wen Jyi

AU - Ke, Chi En

PY - 2015/8/13

Y1 - 2015/8/13

N2 - A novel VLSI architecture for multi-channel online spike sorting is presented in this paper. In the architecture, the spike detection is based on nonlinear energy operator (NEO), and the feature extraction is carried out by the generalized Hebbian algorithm (GHA). To lower the power consumption and area costs of the circuits, all of the channels share the same core for spike detection and feature extraction operations. Each channel has dedicated buffers for storing the detected spikes and the principal components of that channel. The proposed circuit also contains a clock gating system supplying the clock to only the buffers of channels currently using the computation core to further reduce the power consumption. The architecture has been implemented by an application-specific integrated circuit (ASIC) with 90-nm technology. Comparisons to the existing works show that the proposed architecture has lower power consumption and hardware area costs for real-time multi-channel spike detection and feature extraction.

AB - A novel VLSI architecture for multi-channel online spike sorting is presented in this paper. In the architecture, the spike detection is based on nonlinear energy operator (NEO), and the feature extraction is carried out by the generalized Hebbian algorithm (GHA). To lower the power consumption and area costs of the circuits, all of the channels share the same core for spike detection and feature extraction operations. Each channel has dedicated buffers for storing the detected spikes and the principal components of that channel. The proposed circuit also contains a clock gating system supplying the clock to only the buffers of channels currently using the computation core to further reduce the power consumption. The architecture has been implemented by an application-specific integrated circuit (ASIC) with 90-nm technology. Comparisons to the existing works show that the proposed architecture has lower power consumption and hardware area costs for real-time multi-channel spike detection and feature extraction.

KW - Brain machine interface

KW - Spike sorting

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=84939248804&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84939248804&partnerID=8YFLogxK

U2 - 10.3390/s150819830

DO - 10.3390/s150819830

M3 - Article

C2 - 26287193

AN - SCOPUS:84939248804

VL - 15

SP - 19830

EP - 19851

JO - Sensors (Switzerland)

JF - Sensors (Switzerland)

SN - 1424-3210

IS - 8

ER -