An efficient heuristic for minimizing maximum lateness on parallel batch machines

Tsung Che Chiang*, Hsueh Chien Cheng, Li Chen Fu

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Batch machines are common in many complex manufacturing systems like wafer fabrication facilities. They are characterized by multiple capacity and long processing times, and thus scheduling of them is important for raising the performance of the entire system. In this paper, we address the identical parallel batch machine scheduling problem considering incompatible job families and dynamic job arrivals. A local search-based heuristic is proposed to minimize maximum lateness. Performance of the proposed heuristic is compared with a state-of-the-art genetic algorithm-based approach, and the experimental results show that our approach is better than the benchmark approach in terms of both solution quality and computational efficiency.

Original languageEnglish
Title of host publicationProceedings - 8th International Conference on Intelligent Systems Design and Applications, ISDA 2008
Pages621-627
Number of pages7
DOIs
Publication statusPublished - 2008
Externally publishedYes
Event8th International Conference on Intelligent Systems Design and Applications, ISDA 2008 - Kaohsiung, Taiwan
Duration: 2008 Nov 262008 Nov 28

Publication series

NameProceedings - 8th International Conference on Intelligent Systems Design and Applications, ISDA 2008
Volume2

Other

Other8th International Conference on Intelligent Systems Design and Applications, ISDA 2008
Country/TerritoryTaiwan
CityKaohsiung
Period2008/11/262008/11/28

ASJC Scopus subject areas

  • Artificial Intelligence
  • Control and Systems Engineering

Fingerprint

Dive into the research topics of 'An efficient heuristic for minimizing maximum lateness on parallel batch machines'. Together they form a unique fingerprint.

Cite this