An efficient hardware circuit for spike sorting based on competitive learning networks

Huan Yuan Chen, Chih Chang Chen, Wen Jyi Hwang

Research output: Contribution to journalArticle

Abstract

This study aims to present an effective VLSI circuit for multi-channel spike sorting. The circuit supports the spike detection, feature extraction and classification operations. The detection circuit is implemented in accordance with the nonlinear energy operator algorithm. Both the peak detection and area computation operations are adopted for the realization of the hardware architecture for feature extraction. The resulting feature vectors are classified by a circuit for competitive learning (CL) neural networks. The CL circuit supports both online training and classification. In the proposed architecture, all the channels share the same detection, feature extraction, learning and classification circuits for a low area cost hardware implementation. The clock-gating technique is also employed for reducing the power dissipation. To evaluate the performance of the architecture, an application-specific integrated circuit (ASIC) implementation is presented. Experimental results demonstrate that the proposed circuit exhibits the advantages of a low chip area, a low power dissipation and a high classification success rate for spike sorting.

Original languageEnglish
Article number2232
JournalSensors (Switzerland)
Volume17
Issue number10
DOIs
Publication statusPublished - 2017 Oct

Fingerprint

classifying
Sorting
spikes
learning
hardware
Learning
Hardware
Networks (circuits)
Feature extraction
pattern recognition
Energy dissipation
dissipation
VLSI circuits
Application specific integrated circuits
application specific integrated circuits
Costs and Cost Analysis
very large scale integration
Mathematical operators
Clocks
clocks

Keywords

  • Brain machine interface
  • Competitive learning
  • Spike sorting
  • VLSI

ASJC Scopus subject areas

  • Analytical Chemistry
  • Atomic and Molecular Physics, and Optics
  • Biochemistry
  • Instrumentation
  • Electrical and Electronic Engineering

Cite this

An efficient hardware circuit for spike sorting based on competitive learning networks. / Chen, Huan Yuan; Chen, Chih Chang; Hwang, Wen Jyi.

In: Sensors (Switzerland), Vol. 17, No. 10, 2232, 10.2017.

Research output: Contribution to journalArticle

@article{ee6bfe91f29d43a6afb70382153bcca9,
title = "An efficient hardware circuit for spike sorting based on competitive learning networks",
abstract = "This study aims to present an effective VLSI circuit for multi-channel spike sorting. The circuit supports the spike detection, feature extraction and classification operations. The detection circuit is implemented in accordance with the nonlinear energy operator algorithm. Both the peak detection and area computation operations are adopted for the realization of the hardware architecture for feature extraction. The resulting feature vectors are classified by a circuit for competitive learning (CL) neural networks. The CL circuit supports both online training and classification. In the proposed architecture, all the channels share the same detection, feature extraction, learning and classification circuits for a low area cost hardware implementation. The clock-gating technique is also employed for reducing the power dissipation. To evaluate the performance of the architecture, an application-specific integrated circuit (ASIC) implementation is presented. Experimental results demonstrate that the proposed circuit exhibits the advantages of a low chip area, a low power dissipation and a high classification success rate for spike sorting.",
keywords = "Brain machine interface, Competitive learning, Spike sorting, VLSI",
author = "Chen, {Huan Yuan} and Chen, {Chih Chang} and Hwang, {Wen Jyi}",
year = "2017",
month = "10",
doi = "10.3390/s17102232",
language = "English",
volume = "17",
journal = "Sensors (Switzerland)",
issn = "1424-3210",
publisher = "Multidisciplinary Digital Publishing Institute (MDPI)",
number = "10",

}

TY - JOUR

T1 - An efficient hardware circuit for spike sorting based on competitive learning networks

AU - Chen, Huan Yuan

AU - Chen, Chih Chang

AU - Hwang, Wen Jyi

PY - 2017/10

Y1 - 2017/10

N2 - This study aims to present an effective VLSI circuit for multi-channel spike sorting. The circuit supports the spike detection, feature extraction and classification operations. The detection circuit is implemented in accordance with the nonlinear energy operator algorithm. Both the peak detection and area computation operations are adopted for the realization of the hardware architecture for feature extraction. The resulting feature vectors are classified by a circuit for competitive learning (CL) neural networks. The CL circuit supports both online training and classification. In the proposed architecture, all the channels share the same detection, feature extraction, learning and classification circuits for a low area cost hardware implementation. The clock-gating technique is also employed for reducing the power dissipation. To evaluate the performance of the architecture, an application-specific integrated circuit (ASIC) implementation is presented. Experimental results demonstrate that the proposed circuit exhibits the advantages of a low chip area, a low power dissipation and a high classification success rate for spike sorting.

AB - This study aims to present an effective VLSI circuit for multi-channel spike sorting. The circuit supports the spike detection, feature extraction and classification operations. The detection circuit is implemented in accordance with the nonlinear energy operator algorithm. Both the peak detection and area computation operations are adopted for the realization of the hardware architecture for feature extraction. The resulting feature vectors are classified by a circuit for competitive learning (CL) neural networks. The CL circuit supports both online training and classification. In the proposed architecture, all the channels share the same detection, feature extraction, learning and classification circuits for a low area cost hardware implementation. The clock-gating technique is also employed for reducing the power dissipation. To evaluate the performance of the architecture, an application-specific integrated circuit (ASIC) implementation is presented. Experimental results demonstrate that the proposed circuit exhibits the advantages of a low chip area, a low power dissipation and a high classification success rate for spike sorting.

KW - Brain machine interface

KW - Competitive learning

KW - Spike sorting

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=85030540839&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85030540839&partnerID=8YFLogxK

U2 - 10.3390/s17102232

DO - 10.3390/s17102232

M3 - Article

AN - SCOPUS:85030540839

VL - 17

JO - Sensors (Switzerland)

JF - Sensors (Switzerland)

SN - 1424-3210

IS - 10

M1 - 2232

ER -