An E-band transformer-based 90-nm CMOS LNA

Jeng Han Tsai; Chuan Chi Hung; Jen Hao Cheng; Chen Fang Lin; Ruei An Chang

doi:10.23919/APMC.2018.8617616

An E-band transformer-based 90-nm CMOS LNA

Jeng Han Tsai, Chuan Chi Hung, Jen Hao Cheng, Chen Fang Lin, Ruei An Chang

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

This paper present an E-band transformer-based three-stage low-noise amplifier (LNA) in 90-nm CMOS process. The common-source (CS) and cascode configuration are selected to achieve high gain and low noise requirements in LNA design. A noise reduction technique is utilized to suppress the extra noise induced by cascode configuration. For impedance transformation and compact chip area, transformers are utilized in the inter-stage and output matching. This LNA demonstrates a 20.2-dB gain and a noise figure (NF) of 8.8 dB at 67 GHz with a compact chip size of 0.38 mm2. The dc power is 15.4 mW.

Original language	English
Title of host publication	2018 Asia-Pacific Microwave Conference, APMC 2018 - Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	660-662
Number of pages	3
ISBN (Electronic)	9784902339451
DOIs	https://doi.org/10.23919/APMC.2018.8617616
Publication status	Published - 2019 Jan 16
Event	30th Asia-Pacific Microwave Conference, APMC 2018 - Kyoto, Japan Duration: 2018 Nov 6 → 2018 Nov 9

Publication series

Name	Asia-Pacific Microwave Conference Proceedings, APMC
Volume	2018-November

Conference

Conference	30th Asia-Pacific Microwave Conference, APMC 2018
Country	Japan
City	Kyoto
Period	2018/11/06 → 2018/11/09

Keywords

CMOS
Cascode
Low-noise amplifier (LNA)
Noise figure (NF)
Transformer

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.23919/APMC.2018.8617616

Fingerprint Dive into the research topics of 'An E-band transformer-based 90-nm CMOS LNA'. Together they form a unique fingerprint.

Cite this

Tsai, J. H., Hung, C. C., Cheng, J. H., Lin, C. F., & Chang, R. A. (2019). An E-band transformer-based 90-nm CMOS LNA. In 2018 Asia-Pacific Microwave Conference, APMC 2018 - Proceedings (pp. 660-662). [8617616] (Asia-Pacific Microwave Conference Proceedings, APMC; Vol. 2018-November). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/APMC.2018.8617616

An E-band transformer-based 90-nm CMOS LNA. / Tsai, Jeng Han; Hung, Chuan Chi; Cheng, Jen Hao; Lin, Chen Fang; Chang, Ruei An.

2018 Asia-Pacific Microwave Conference, APMC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. p. 660-662 8617616 (Asia-Pacific Microwave Conference Proceedings, APMC; Vol. 2018-November).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Tsai, JH, Hung, CC, Cheng, JH, Lin, CF & Chang, RA 2019, An E-band transformer-based 90-nm CMOS LNA. in 2018 Asia-Pacific Microwave Conference, APMC 2018 - Proceedings., 8617616, Asia-Pacific Microwave Conference Proceedings, APMC, vol. 2018-November, Institute of Electrical and Electronics Engineers Inc., pp. 660-662, 30th Asia-Pacific Microwave Conference, APMC 2018, Kyoto, Japan, 2018/11/06. https://doi.org/10.23919/APMC.2018.8617616

@inproceedings{d592f32256e84325973235eda952a49b,

title = "An E-band transformer-based 90-nm CMOS LNA",

abstract = "This paper present an E-band transformer-based three-stage low-noise amplifier (LNA) in 90-nm CMOS process. The common-source (CS) and cascode configuration are selected to achieve high gain and low noise requirements in LNA design. A noise reduction technique is utilized to suppress the extra noise induced by cascode configuration. For impedance transformation and compact chip area, transformers are utilized in the inter-stage and output matching. This LNA demonstrates a 20.2-dB gain and a noise figure (NF) of 8.8 dB at 67 GHz with a compact chip size of 0.38 mm2. The dc power is 15.4 mW.",

keywords = "CMOS, Cascode, Low-noise amplifier (LNA), Noise figure (NF), Transformer",

author = "Tsai, {Jeng Han} and Hung, {Chuan Chi} and Cheng, {Jen Hao} and Lin, {Chen Fang} and Chang, {Ruei An}",

note = "Funding Information: This work was supported by the Ministry of Science and Technology of Taiwan under Grant MOST 105-2221-E-003-001-MY2 and Grant MOST 107-222l-E-003-003. The chips were fabricated by TSMC Semiconductors Corp. through the Chip Implementation Center (CIC), Hsmchu, Taiwan.; 30th Asia-Pacific Microwave Conference, APMC 2018 ; Conference date: 06-11-2018 Through 09-11-2018",

year = "2019",

month = jan,

day = "16",

doi = "10.23919/APMC.2018.8617616",

language = "English",

series = "Asia-Pacific Microwave Conference Proceedings, APMC",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "660--662",

booktitle = "2018 Asia-Pacific Microwave Conference, APMC 2018 - Proceedings",

}

TY - GEN

T1 - An E-band transformer-based 90-nm CMOS LNA

AU - Tsai, Jeng Han

AU - Hung, Chuan Chi

AU - Cheng, Jen Hao

AU - Lin, Chen Fang

AU - Chang, Ruei An

N1 - Funding Information: This work was supported by the Ministry of Science and Technology of Taiwan under Grant MOST 105-2221-E-003-001-MY2 and Grant MOST 107-222l-E-003-003. The chips were fabricated by TSMC Semiconductors Corp. through the Chip Implementation Center (CIC), Hsmchu, Taiwan.

PY - 2019/1/16

Y1 - 2019/1/16

N2 - This paper present an E-band transformer-based three-stage low-noise amplifier (LNA) in 90-nm CMOS process. The common-source (CS) and cascode configuration are selected to achieve high gain and low noise requirements in LNA design. A noise reduction technique is utilized to suppress the extra noise induced by cascode configuration. For impedance transformation and compact chip area, transformers are utilized in the inter-stage and output matching. This LNA demonstrates a 20.2-dB gain and a noise figure (NF) of 8.8 dB at 67 GHz with a compact chip size of 0.38 mm2. The dc power is 15.4 mW.

AB - This paper present an E-band transformer-based three-stage low-noise amplifier (LNA) in 90-nm CMOS process. The common-source (CS) and cascode configuration are selected to achieve high gain and low noise requirements in LNA design. A noise reduction technique is utilized to suppress the extra noise induced by cascode configuration. For impedance transformation and compact chip area, transformers are utilized in the inter-stage and output matching. This LNA demonstrates a 20.2-dB gain and a noise figure (NF) of 8.8 dB at 67 GHz with a compact chip size of 0.38 mm2. The dc power is 15.4 mW.

KW - CMOS

KW - Cascode

KW - Low-noise amplifier (LNA)

KW - Noise figure (NF)

KW - Transformer

UR - http://www.scopus.com/inward/record.url?scp=85061810501&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85061810501&partnerID=8YFLogxK

UR - http://www.mendeley.com/research/eband-transformerbased-90nm-cmos-lna

U2 - 10.23919/APMC.2018.8617616

DO - 10.23919/APMC.2018.8617616

M3 - Conference contribution

AN - SCOPUS:85061810501

T3 - Asia-Pacific Microwave Conference Proceedings, APMC

SP - 660

EP - 662

BT - 2018 Asia-Pacific Microwave Conference, APMC 2018 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 30th Asia-Pacific Microwave Conference, APMC 2018

Y2 - 6 November 2018 through 9 November 2018

ER -

An E-band transformer-based 90-nm CMOS LNA

Abstract

Publication series

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Cite this