Achieving low sub-0.6-nm EOT in gate-first n-MOSFET with TiLaO/CeO 2 gate stack

C. H. Cheng*, K. I. Chou, Albert Chin

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

3 Citations (Scopus)

Fingerprint

Dive into the research topics of 'Achieving low sub-0.6-nm EOT in gate-first n-MOSFET with TiLaO/CeO 2 gate stack'. Together they form a unique fingerprint.

Physics & Astronomy

Engineering & Materials Science

Chemical Compounds