A X-band fully integrated CMOS frequency synthesizer

Jeng Han Tsai*, Chia Hsiang Chao, Hung Da Shih

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A X-band frequency synthesizer with 2-bit control mode is implemented in standard 0.18-μm 1P6M CMOS process. A cascoded topology of voltage control oscillator (VCO) and first stage current mode logic (CML) divider is adopted for current reuse, low power, and robust tracking between VCO and the frequency divider. The measured in-band phase noise of the synthesizer is -75.06 dBc/Hz at a frequency offset of 100 kHz and out-of-band phase noise is -119.8 dBc/Hz at a frequency offset of 10 MHz. The total power consumption is 36.75 mW. The chip size is 0.745 × 0.76mm2.

Original languageEnglish
Title of host publication2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings
Pages1226-1228
Number of pages3
DOIs
Publication statusPublished - 2012
Event2012 Asia-Pacific Microwave Conference, APMC 2012 - Kaohsiung, Taiwan
Duration: 2012 Dec 42012 Dec 7

Publication series

NameAsia-Pacific Microwave Conference Proceedings, APMC

Other

Other2012 Asia-Pacific Microwave Conference, APMC 2012
Country/TerritoryTaiwan
CityKaohsiung
Period2012/12/042012/12/07

Keywords

  • Frequency synthesizer
  • X-band
  • phase-locked loop (PLL)
  • voltage-controlled oscillator (VCO)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A X-band fully integrated CMOS frequency synthesizer'. Together they form a unique fingerprint.

Cite this