TY - GEN
T1 - A World First QLC RRAM
T2 - 61st IEEE International Reliability Physics Symposium, IRPS 2023
AU - Li, M. Y.
AU - Lee, J. P.
AU - Liu, C. H.
AU - Guo, J. C.
AU - Chung, Steve S.
N1 - Funding Information:
*This work was supported by the Ministry of Science and Technology, Taiwan, under MOST 108-2221-E-009-015-MY3, and MOST111-2218-E-A49-018-MBK.
Publisher Copyright:
© 2023 IEEE.
PY - 2023
Y1 - 2023
N2 - In this paper, we demonstrated successfully a quad-level cell (QLC) of a resistive-gate memory. It was implemented in a 1k bits chip with integration of FinFET core on a mature logic platform. Comprehensive reliabilities have been examined. The results show the forming-free property, low programming current (< μ A), high endurance and excellent data retention. A record high 5×108 endurance can be achieved. Furthermore, a 4-bit-per-cell (16 levels) has been demonstrated successfully. The chip-level performance is also analyzed, showing well disturbance-immune during SET/RESET, READ, which kept healthy signal-to-noise margin, 2-3x. This architecture is a strong candidate for the next generation resistance memory.
AB - In this paper, we demonstrated successfully a quad-level cell (QLC) of a resistive-gate memory. It was implemented in a 1k bits chip with integration of FinFET core on a mature logic platform. Comprehensive reliabilities have been examined. The results show the forming-free property, low programming current (< μ A), high endurance and excellent data retention. A record high 5×108 endurance can be achieved. Furthermore, a 4-bit-per-cell (16 levels) has been demonstrated successfully. The chip-level performance is also analyzed, showing well disturbance-immune during SET/RESET, READ, which kept healthy signal-to-noise margin, 2-3x. This architecture is a strong candidate for the next generation resistance memory.
KW - FinFET
KW - Quad-level Cell (QLC)
KW - RG-Flash
KW - RRAM
KW - Reliability
KW - Resistance memory
UR - http://www.scopus.com/inward/record.url?scp=85160421046&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85160421046&partnerID=8YFLogxK
U2 - 10.1109/IRPS48203.2023.10117748
DO - 10.1109/IRPS48203.2023.10117748
M3 - Conference contribution
AN - SCOPUS:85160421046
T3 - IEEE International Reliability Physics Symposium Proceedings
BT - 2023 IEEE International Reliability Physics Symposium, IRPS 2023 - Proceedings
PB - Institute of Electrical and Electronics Engineers Inc.
Y2 - 26 March 2023 through 30 March 2023
ER -