A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives

Tsung Che Chiang; Li Chen Fu

doi:10.1109/ICSMC.2006.385039

A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives

Tsung Che Chiang^*, Li Chen Fu

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

This paper addresses the lot scheduling problem in the semiconductor wafer fabrication facilities. We provide a simulation study to examine the performance of sixteen existing dispatching rules on the tardy rate, mean tardiness, and the maximum tardiness. A public and representative test bed, the MIMAC (Measurement and Improvement of MAnufacturing Capacities) test bed is used. The best rules with respect to each objective are identified through the experiments, and some Undings are provided to be guidelines for designing new dispatching rules.

Original language	English
Title of host publication	2006 IEEE International Conference on Systems, Man and Cybernetics
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	4660-4665
Number of pages	6
ISBN (Print)	1424401003, 9781424401000
DOIs	https://doi.org/10.1109/ICSMC.2006.385039
Publication status	Published - 2006
Externally published	Yes
Event	2006 IEEE International Conference on Systems, Man and Cybernetics - Taipei, Taiwan Duration: 2006 Oct 8 → 2006 Oct 11

Publication series

Name	Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics
Volume	6
ISSN (Print)	1062-922X

Other

Other	2006 IEEE International Conference on Systems, Man and Cybernetics
Country/Territory	Taiwan
City	Taipei
Period	2006/10/08 → 2006/10/11

ASJC Scopus subject areas

Engineering(all)

Access to Document

10.1109/ICSMC.2006.385039

Cite this

Chiang, T. C., & Fu, L. C. (2006). A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. In 2006 IEEE International Conference on Systems, Man and Cybernetics (pp. 4660-4665). [4274648] (Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics; Vol. 6). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICSMC.2006.385039

A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. / Chiang, Tsung Che; Fu, Li Chen.
2006 IEEE International Conference on Systems, Man and Cybernetics. Institute of Electrical and Electronics Engineers Inc., 2006. p. 4660-4665 4274648 (Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics; Vol. 6).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Chiang, TC & Fu, LC 2006, A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. in 2006 IEEE International Conference on Systems, Man and Cybernetics., 4274648, Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics, vol. 6, Institute of Electrical and Electronics Engineers Inc., pp. 4660-4665, 2006 IEEE International Conference on Systems, Man and Cybernetics, Taipei, Taiwan, 2006/10/08. https://doi.org/10.1109/ICSMC.2006.385039

Chiang TC, Fu LC. A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. In 2006 IEEE International Conference on Systems, Man and Cybernetics. Institute of Electrical and Electronics Engineers Inc. 2006. p. 4660-4665. 4274648. (Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics). doi: 10.1109/ICSMC.2006.385039

Chiang, Tsung Che ; Fu, Li Chen. / A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. 2006 IEEE International Conference on Systems, Man and Cybernetics. Institute of Electrical and Electronics Engineers Inc., 2006. pp. 4660-4665 (Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics).

@inproceedings{b20248f1bcf84f8da33c56a9f28bb947,

title = "A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives",

abstract = "This paper addresses the lot scheduling problem in the semiconductor wafer fabrication facilities. We provide a simulation study to examine the performance of sixteen existing dispatching rules on the tardy rate, mean tardiness, and the maximum tardiness. A public and representative test bed, the MIMAC (Measurement and Improvement of MAnufacturing Capacities) test bed is used. The best rules with respect to each objective are identified through the experiments, and some Undings are provided to be guidelines for designing new dispatching rules.",

author = "Chiang, {Tsung Che} and Fu, {Li Chen}",

year = "2006",

doi = "10.1109/ICSMC.2006.385039",

language = "English",

isbn = "1424401003",

series = "Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "4660--4665",

booktitle = "2006 IEEE International Conference on Systems, Man and Cybernetics",

note = "2006 IEEE International Conference on Systems, Man and Cybernetics ; Conference date: 08-10-2006 Through 11-10-2006",

}

TY - GEN

T1 - A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives

AU - Chiang, Tsung Che

AU - Fu, Li Chen

PY - 2006

Y1 - 2006

N2 - This paper addresses the lot scheduling problem in the semiconductor wafer fabrication facilities. We provide a simulation study to examine the performance of sixteen existing dispatching rules on the tardy rate, mean tardiness, and the maximum tardiness. A public and representative test bed, the MIMAC (Measurement and Improvement of MAnufacturing Capacities) test bed is used. The best rules with respect to each objective are identified through the experiments, and some Undings are provided to be guidelines for designing new dispatching rules.

AB - This paper addresses the lot scheduling problem in the semiconductor wafer fabrication facilities. We provide a simulation study to examine the performance of sixteen existing dispatching rules on the tardy rate, mean tardiness, and the maximum tardiness. A public and representative test bed, the MIMAC (Measurement and Improvement of MAnufacturing Capacities) test bed is used. The best rules with respect to each objective are identified through the experiments, and some Undings are provided to be guidelines for designing new dispatching rules.

UR - http://www.scopus.com/inward/record.url?scp=34548133758&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548133758&partnerID=8YFLogxK

U2 - 10.1109/ICSMC.2006.385039

DO - 10.1109/ICSMC.2006.385039

M3 - Conference contribution

AN - SCOPUS:34548133758

SN - 1424401003

SN - 9781424401000

T3 - Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics

SP - 4660

EP - 4665

BT - 2006 IEEE International Conference on Systems, Man and Cybernetics

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2006 IEEE International Conference on Systems, Man and Cybernetics

Y2 - 8 October 2006 through 11 October 2006

ER -

A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this