A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives

Tsung-Che Chiang, Li Chen Fu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

This paper addresses the lot scheduling problem in the semiconductor wafer fabrication facilities. We provide a simulation study to examine the performance of sixteen existing dispatching rules on the tardy rate, mean tardiness, and the maximum tardiness. A public and representative test bed, the MIMAC (Measurement and Improvement of MAnufacturing Capacities) test bed is used. The best rules with respect to each objective are identified through the experiments, and some Undings are provided to be guidelines for designing new dispatching rules.

Original languageEnglish
Title of host publication2006 IEEE International Conference on Systems, Man and Cybernetics
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages4660-4665
Number of pages6
ISBN (Print)1424401003, 9781424401000
DOIs
Publication statusPublished - 2006 Jan 1
Event2006 IEEE International Conference on Systems, Man and Cybernetics - Taipei, Taiwan
Duration: 2006 Oct 82006 Oct 11

Publication series

NameConference Proceedings - IEEE International Conference on Systems, Man and Cybernetics
Volume6
ISSN (Print)1062-922X

Other

Other2006 IEEE International Conference on Systems, Man and Cybernetics
CountryTaiwan
CityTaipei
Period06/10/806/10/11

Fingerprint

Scheduling
Semiconductor materials
Fabrication
Experiments

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chiang, T-C., & Fu, L. C. (2006). A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. In 2006 IEEE International Conference on Systems, Man and Cybernetics (pp. 4660-4665). [4274648] (Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics; Vol. 6). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICSMC.2006.385039

A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. / Chiang, Tsung-Che; Fu, Li Chen.

2006 IEEE International Conference on Systems, Man and Cybernetics. Institute of Electrical and Electronics Engineers Inc., 2006. p. 4660-4665 4274648 (Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics; Vol. 6).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chiang, T-C & Fu, LC 2006, A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. in 2006 IEEE International Conference on Systems, Man and Cybernetics., 4274648, Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics, vol. 6, Institute of Electrical and Electronics Engineers Inc., pp. 4660-4665, 2006 IEEE International Conference on Systems, Man and Cybernetics, Taipei, Taiwan, 06/10/8. https://doi.org/10.1109/ICSMC.2006.385039
Chiang T-C, Fu LC. A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. In 2006 IEEE International Conference on Systems, Man and Cybernetics. Institute of Electrical and Electronics Engineers Inc. 2006. p. 4660-4665. 4274648. (Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics). https://doi.org/10.1109/ICSMC.2006.385039
Chiang, Tsung-Che ; Fu, Li Chen. / A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. 2006 IEEE International Conference on Systems, Man and Cybernetics. Institute of Electrical and Electronics Engineers Inc., 2006. pp. 4660-4665 (Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics).
@inproceedings{5cd53e4977f448d8b78501f42f0ab324,
title = "A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives",
abstract = "This paper addresses the lot scheduling problem in the semiconductor wafer fabrication facilities. We provide a simulation study to examine the performance of sixteen existing dispatching rules on the tardy rate, mean tardiness, and the maximum tardiness. A public and representative test bed, the MIMAC (Measurement and Improvement of MAnufacturing Capacities) test bed is used. The best rules with respect to each objective are identified through the experiments, and some Undings are provided to be guidelines for designing new dispatching rules.",
author = "Tsung-Che Chiang and Fu, {Li Chen}",
year = "2006",
month = "1",
day = "1",
doi = "10.1109/ICSMC.2006.385039",
language = "English",
isbn = "1424401003",
series = "Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "4660--4665",
booktitle = "2006 IEEE International Conference on Systems, Man and Cybernetics",

}

TY - GEN

T1 - A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives

AU - Chiang, Tsung-Che

AU - Fu, Li Chen

PY - 2006/1/1

Y1 - 2006/1/1

N2 - This paper addresses the lot scheduling problem in the semiconductor wafer fabrication facilities. We provide a simulation study to examine the performance of sixteen existing dispatching rules on the tardy rate, mean tardiness, and the maximum tardiness. A public and representative test bed, the MIMAC (Measurement and Improvement of MAnufacturing Capacities) test bed is used. The best rules with respect to each objective are identified through the experiments, and some Undings are provided to be guidelines for designing new dispatching rules.

AB - This paper addresses the lot scheduling problem in the semiconductor wafer fabrication facilities. We provide a simulation study to examine the performance of sixteen existing dispatching rules on the tardy rate, mean tardiness, and the maximum tardiness. A public and representative test bed, the MIMAC (Measurement and Improvement of MAnufacturing Capacities) test bed is used. The best rules with respect to each objective are identified through the experiments, and some Undings are provided to be guidelines for designing new dispatching rules.

UR - http://www.scopus.com/inward/record.url?scp=34548133758&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548133758&partnerID=8YFLogxK

U2 - 10.1109/ICSMC.2006.385039

DO - 10.1109/ICSMC.2006.385039

M3 - Conference contribution

AN - SCOPUS:34548133758

SN - 1424401003

SN - 9781424401000

T3 - Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics

SP - 4660

EP - 4665

BT - 2006 IEEE International Conference on Systems, Man and Cybernetics

PB - Institute of Electrical and Electronics Engineers Inc.

ER -