A multi-band fast-locking delay-locked loop with jitter-bounded feature

Chien-Hung Kuo, Hung Jing Lai, Meng Feng Lin

Research output: Contribution to journalArticle

13 Citations (Scopus)

Abstract

In this paper, a fast-locking delay-locked loop (DLL) with jitter-bounded feature is presented. In the proposed fast-locking mechanism, a frequency estimator and a programmable voltage circuit are developed to rapidly switch the control node of voltage-controlled delay line to a voltage level near the final required value. After that, the DLL output will be quickly locked by the following charge pumping on the loop filter. In the jitter-bounded approach, two phase-frequency detectors and a tunable delay are employed to hold the output clock jitter between two reference inputs after the DLL is locked. Furthermore, to enhance the flexibility of the presented DLL, a frequency multiplier with fewer active devices is also developed to provide high-frequency clock output for wideband applications. The presented DLL is implemented in a 0.18-m 1P6M CMOS technology. The active area without contact pads is 0.34 × 0.41 mm 2. A minimum lock time of six clock cycles is measured from no reference input to locked state. The output frequency ranges of the DLL and the frequency multiplier can be measured from 200 to 400 MHz and from 1 to 2 GHz, respectively. The power dissipation of the presented DLL is 31.5 mW at a 1.8 V supply voltage.

Original languageEnglish
Article number5688400
Pages (from-to)51-59
Number of pages9
JournalIEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control
Volume58
Issue number1
DOIs
Publication statusPublished - 2011 Jan 1

Fingerprint

Jitter
locking
Frequency multiplying circuits
Clocks
vibration
Electric potential
clocks
frequency multipliers
output
Electric delay lines
electric potential
Energy dissipation
Switches
Detectors
Networks (circuits)
delay lines
estimators
CMOS
flexibility
pumping

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Acoustics and Ultrasonics
  • Instrumentation

Cite this

A multi-band fast-locking delay-locked loop with jitter-bounded feature. / Kuo, Chien-Hung; Lai, Hung Jing; Lin, Meng Feng.

In: IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, Vol. 58, No. 1, 5688400, 01.01.2011, p. 51-59.

Research output: Contribution to journalArticle

@article{2621cec2fc69456093239b694dea9f12,
title = "A multi-band fast-locking delay-locked loop with jitter-bounded feature",
abstract = "In this paper, a fast-locking delay-locked loop (DLL) with jitter-bounded feature is presented. In the proposed fast-locking mechanism, a frequency estimator and a programmable voltage circuit are developed to rapidly switch the control node of voltage-controlled delay line to a voltage level near the final required value. After that, the DLL output will be quickly locked by the following charge pumping on the loop filter. In the jitter-bounded approach, two phase-frequency detectors and a tunable delay are employed to hold the output clock jitter between two reference inputs after the DLL is locked. Furthermore, to enhance the flexibility of the presented DLL, a frequency multiplier with fewer active devices is also developed to provide high-frequency clock output for wideband applications. The presented DLL is implemented in a 0.18-m 1P6M CMOS technology. The active area without contact pads is 0.34 × 0.41 mm 2. A minimum lock time of six clock cycles is measured from no reference input to locked state. The output frequency ranges of the DLL and the frequency multiplier can be measured from 200 to 400 MHz and from 1 to 2 GHz, respectively. The power dissipation of the presented DLL is 31.5 mW at a 1.8 V supply voltage.",
author = "Chien-Hung Kuo and Lai, {Hung Jing} and Lin, {Meng Feng}",
year = "2011",
month = "1",
day = "1",
doi = "10.1109/TUFFC.2011.1773",
language = "English",
volume = "58",
pages = "51--59",
journal = "IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control",
issn = "0885-3010",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - A multi-band fast-locking delay-locked loop with jitter-bounded feature

AU - Kuo, Chien-Hung

AU - Lai, Hung Jing

AU - Lin, Meng Feng

PY - 2011/1/1

Y1 - 2011/1/1

N2 - In this paper, a fast-locking delay-locked loop (DLL) with jitter-bounded feature is presented. In the proposed fast-locking mechanism, a frequency estimator and a programmable voltage circuit are developed to rapidly switch the control node of voltage-controlled delay line to a voltage level near the final required value. After that, the DLL output will be quickly locked by the following charge pumping on the loop filter. In the jitter-bounded approach, two phase-frequency detectors and a tunable delay are employed to hold the output clock jitter between two reference inputs after the DLL is locked. Furthermore, to enhance the flexibility of the presented DLL, a frequency multiplier with fewer active devices is also developed to provide high-frequency clock output for wideband applications. The presented DLL is implemented in a 0.18-m 1P6M CMOS technology. The active area without contact pads is 0.34 × 0.41 mm 2. A minimum lock time of six clock cycles is measured from no reference input to locked state. The output frequency ranges of the DLL and the frequency multiplier can be measured from 200 to 400 MHz and from 1 to 2 GHz, respectively. The power dissipation of the presented DLL is 31.5 mW at a 1.8 V supply voltage.

AB - In this paper, a fast-locking delay-locked loop (DLL) with jitter-bounded feature is presented. In the proposed fast-locking mechanism, a frequency estimator and a programmable voltage circuit are developed to rapidly switch the control node of voltage-controlled delay line to a voltage level near the final required value. After that, the DLL output will be quickly locked by the following charge pumping on the loop filter. In the jitter-bounded approach, two phase-frequency detectors and a tunable delay are employed to hold the output clock jitter between two reference inputs after the DLL is locked. Furthermore, to enhance the flexibility of the presented DLL, a frequency multiplier with fewer active devices is also developed to provide high-frequency clock output for wideband applications. The presented DLL is implemented in a 0.18-m 1P6M CMOS technology. The active area without contact pads is 0.34 × 0.41 mm 2. A minimum lock time of six clock cycles is measured from no reference input to locked state. The output frequency ranges of the DLL and the frequency multiplier can be measured from 200 to 400 MHz and from 1 to 2 GHz, respectively. The power dissipation of the presented DLL is 31.5 mW at a 1.8 V supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=78751660689&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78751660689&partnerID=8YFLogxK

U2 - 10.1109/TUFFC.2011.1773

DO - 10.1109/TUFFC.2011.1773

M3 - Article

VL - 58

SP - 51

EP - 59

JO - IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control

JF - IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control

SN - 0885-3010

IS - 1

M1 - 5688400

ER -