A low-voltage fourth-order cascade delta - Sigma modulator in 0.18-μm CMOS

Chien-Hung Kuo, Deng Yao Shi, Kang Shuo Chang

Research output: Contribution to journalArticle

22 Citations (Scopus)

Abstract

In this paper, a low-voltage fourth-order 2-2 cascade delta - Sigma Δ Σ modulator using the proposed double-sampling switched-operational- amplifier (SOP)-based integrator is presented. In the analog part of the Δ Σ modulator, most of the power consumption comes from the SOP used in the integrator. Hence, the requirement of the SOP must effectively be relaxed to reduce the power consumption of the modulator. In each cascade stage, the second-order Δ Σ modulator with a cascade-of-integrators input feedforward structure is used to reduce the output swing. The second integrator output of the first stage is directly connected to the second stage to simplify circuit design on the analog part. Furthermore, the double-sampling SOP-based integrator is also adopted to reduce the applied clock frequency by half. In this paper, systematic means of designing the presented modulator and searching the minimum current of the SOP in a specified supply voltage are also developed. The presented Δ Σ modulator is fabricated in a 0.18- μ 1P6M CMOS technology. The chip core area without PADs is 1.57mm 2 . The modulator achieves an 84-dB peak signal-to-noise plus distortion ratio and an 88-dB dynamic range in 20-kHz signal bandwidth with a clock frequency of 2 MHz. The power consumption of the presented modulator core is 0.66 mW at a supply voltage of 1 V. The presented modulator can also be operated in a wide range of supply voltages from 1.8 V down to 0.9 V without seriously degrading the performance.

Original languageEnglish
Article number5456228
Pages (from-to)2450-2461
Number of pages12
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume57
Issue number9
DOIs
Publication statusPublished - 2010 Apr 30

Fingerprint

Modulators
Operational amplifiers
Electric potential
Electric power utilization
Clocks
Sampling
Bandwidth
Networks (circuits)

Keywords

  • Analog-to-digital converter
  • deltasigma modulator
  • double sampling
  • low voltage
  • switched operational amplifier (SOP)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A low-voltage fourth-order cascade delta - Sigma modulator in 0.18-μm CMOS. / Kuo, Chien-Hung; Shi, Deng Yao; Chang, Kang Shuo.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 57, No. 9, 5456228, 30.04.2010, p. 2450-2461.

Research output: Contribution to journalArticle

@article{aca5f3f2e8d14d1086e1d695d707d247,
title = "A low-voltage fourth-order cascade delta - Sigma modulator in 0.18-μm CMOS",
abstract = "In this paper, a low-voltage fourth-order 2-2 cascade delta - Sigma Δ Σ modulator using the proposed double-sampling switched-operational- amplifier (SOP)-based integrator is presented. In the analog part of the Δ Σ modulator, most of the power consumption comes from the SOP used in the integrator. Hence, the requirement of the SOP must effectively be relaxed to reduce the power consumption of the modulator. In each cascade stage, the second-order Δ Σ modulator with a cascade-of-integrators input feedforward structure is used to reduce the output swing. The second integrator output of the first stage is directly connected to the second stage to simplify circuit design on the analog part. Furthermore, the double-sampling SOP-based integrator is also adopted to reduce the applied clock frequency by half. In this paper, systematic means of designing the presented modulator and searching the minimum current of the SOP in a specified supply voltage are also developed. The presented Δ Σ modulator is fabricated in a 0.18- μ 1P6M CMOS technology. The chip core area without PADs is 1.57mm 2 . The modulator achieves an 84-dB peak signal-to-noise plus distortion ratio and an 88-dB dynamic range in 20-kHz signal bandwidth with a clock frequency of 2 MHz. The power consumption of the presented modulator core is 0.66 mW at a supply voltage of 1 V. The presented modulator can also be operated in a wide range of supply voltages from 1.8 V down to 0.9 V without seriously degrading the performance.",
keywords = "Analog-to-digital converter, deltasigma modulator, double sampling, low voltage, switched operational amplifier (SOP)",
author = "Chien-Hung Kuo and Shi, {Deng Yao} and Chang, {Kang Shuo}",
year = "2010",
month = "4",
day = "30",
doi = "10.1109/TCSI.2010.2046231",
language = "English",
volume = "57",
pages = "2450--2461",
journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

TY - JOUR

T1 - A low-voltage fourth-order cascade delta - Sigma modulator in 0.18-μm CMOS

AU - Kuo, Chien-Hung

AU - Shi, Deng Yao

AU - Chang, Kang Shuo

PY - 2010/4/30

Y1 - 2010/4/30

N2 - In this paper, a low-voltage fourth-order 2-2 cascade delta - Sigma Δ Σ modulator using the proposed double-sampling switched-operational- amplifier (SOP)-based integrator is presented. In the analog part of the Δ Σ modulator, most of the power consumption comes from the SOP used in the integrator. Hence, the requirement of the SOP must effectively be relaxed to reduce the power consumption of the modulator. In each cascade stage, the second-order Δ Σ modulator with a cascade-of-integrators input feedforward structure is used to reduce the output swing. The second integrator output of the first stage is directly connected to the second stage to simplify circuit design on the analog part. Furthermore, the double-sampling SOP-based integrator is also adopted to reduce the applied clock frequency by half. In this paper, systematic means of designing the presented modulator and searching the minimum current of the SOP in a specified supply voltage are also developed. The presented Δ Σ modulator is fabricated in a 0.18- μ 1P6M CMOS technology. The chip core area without PADs is 1.57mm 2 . The modulator achieves an 84-dB peak signal-to-noise plus distortion ratio and an 88-dB dynamic range in 20-kHz signal bandwidth with a clock frequency of 2 MHz. The power consumption of the presented modulator core is 0.66 mW at a supply voltage of 1 V. The presented modulator can also be operated in a wide range of supply voltages from 1.8 V down to 0.9 V without seriously degrading the performance.

AB - In this paper, a low-voltage fourth-order 2-2 cascade delta - Sigma Δ Σ modulator using the proposed double-sampling switched-operational- amplifier (SOP)-based integrator is presented. In the analog part of the Δ Σ modulator, most of the power consumption comes from the SOP used in the integrator. Hence, the requirement of the SOP must effectively be relaxed to reduce the power consumption of the modulator. In each cascade stage, the second-order Δ Σ modulator with a cascade-of-integrators input feedforward structure is used to reduce the output swing. The second integrator output of the first stage is directly connected to the second stage to simplify circuit design on the analog part. Furthermore, the double-sampling SOP-based integrator is also adopted to reduce the applied clock frequency by half. In this paper, systematic means of designing the presented modulator and searching the minimum current of the SOP in a specified supply voltage are also developed. The presented Δ Σ modulator is fabricated in a 0.18- μ 1P6M CMOS technology. The chip core area without PADs is 1.57mm 2 . The modulator achieves an 84-dB peak signal-to-noise plus distortion ratio and an 88-dB dynamic range in 20-kHz signal bandwidth with a clock frequency of 2 MHz. The power consumption of the presented modulator core is 0.66 mW at a supply voltage of 1 V. The presented modulator can also be operated in a wide range of supply voltages from 1.8 V down to 0.9 V without seriously degrading the performance.

KW - Analog-to-digital converter

KW - deltasigma modulator

KW - double sampling

KW - low voltage

KW - switched operational amplifier (SOP)

UR - http://www.scopus.com/inward/record.url?scp=77957753939&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77957753939&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2010.2046231

DO - 10.1109/TCSI.2010.2046231

M3 - Article

AN - SCOPUS:77957753939

VL - 57

SP - 2450

EP - 2461

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

SN - 1549-8328

IS - 9

M1 - 5456228

ER -