A low-power 24 GHz phase lock loop with gain-boosted charge pump embedded in 0.18 μm COMS technology

Min Huang, Chia Hui Yu, Jeng Han Tsai, Tian Wei Huang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

A 24 GHz PLL using 0.18-μm CMOS technology is presented in this paper. To achieve the low-power consumption and low phase-noise performance, a transformerfeedback voltage control oscillator (TF-VCO) and a cascoded frequency divider including injection-locked frequency divider (ILFD) and current mode logic divider (CML) are implemented. Further- more, the gain-boosted technique was adopted in charge pump to reduce current mismatch. The phase noise of proposed PLL is measured by -83.79 dBc/Hz at 1 MHz offset and -123.61 dBc/Hz at 10 MHz offset. The power consumption is 29.8 mW (only 13.3 mW in VCO and ILFD).

Original languageEnglish
Title of host publication2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings
Pages643-645
Number of pages3
DOIs
Publication statusPublished - 2012 Dec 1
Event2012 Asia-Pacific Microwave Conference, APMC 2012 - Kaohsiung, Taiwan
Duration: 2012 Dec 42012 Dec 7

Publication series

NameAsia-Pacific Microwave Conference Proceedings, APMC

Other

Other2012 Asia-Pacific Microwave Conference, APMC 2012
CountryTaiwan
CityKaohsiung
Period12/12/412/12/7

Fingerprint

Phase locked loops
Phase noise
Electric power utilization
Pumps
Variable frequency oscillators
Voltage control

Keywords

  • Phase-lock-loop
  • gain-boosted
  • injection-locked frequency divider
  • transformer-feedback
  • voltage control oscillator

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Huang, M., Yu, C. H., Tsai, J. H., & Huang, T. W. (2012). A low-power 24 GHz phase lock loop with gain-boosted charge pump embedded in 0.18 μm COMS technology. In 2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings (pp. 643-645). [6421689] (Asia-Pacific Microwave Conference Proceedings, APMC). https://doi.org/10.1109/APMC.2012.6421689

A low-power 24 GHz phase lock loop with gain-boosted charge pump embedded in 0.18 μm COMS technology. / Huang, Min; Yu, Chia Hui; Tsai, Jeng Han; Huang, Tian Wei.

2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings. 2012. p. 643-645 6421689 (Asia-Pacific Microwave Conference Proceedings, APMC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Huang, M, Yu, CH, Tsai, JH & Huang, TW 2012, A low-power 24 GHz phase lock loop with gain-boosted charge pump embedded in 0.18 μm COMS technology. in 2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings., 6421689, Asia-Pacific Microwave Conference Proceedings, APMC, pp. 643-645, 2012 Asia-Pacific Microwave Conference, APMC 2012, Kaohsiung, Taiwan, 12/12/4. https://doi.org/10.1109/APMC.2012.6421689
Huang M, Yu CH, Tsai JH, Huang TW. A low-power 24 GHz phase lock loop with gain-boosted charge pump embedded in 0.18 μm COMS technology. In 2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings. 2012. p. 643-645. 6421689. (Asia-Pacific Microwave Conference Proceedings, APMC). https://doi.org/10.1109/APMC.2012.6421689
Huang, Min ; Yu, Chia Hui ; Tsai, Jeng Han ; Huang, Tian Wei. / A low-power 24 GHz phase lock loop with gain-boosted charge pump embedded in 0.18 μm COMS technology. 2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings. 2012. pp. 643-645 (Asia-Pacific Microwave Conference Proceedings, APMC).
@inproceedings{a78432010c1d4f0dbfac3b55503f56d9,
title = "A low-power 24 GHz phase lock loop with gain-boosted charge pump embedded in 0.18 μm COMS technology",
abstract = "A 24 GHz PLL using 0.18-μm CMOS technology is presented in this paper. To achieve the low-power consumption and low phase-noise performance, a transformerfeedback voltage control oscillator (TF-VCO) and a cascoded frequency divider including injection-locked frequency divider (ILFD) and current mode logic divider (CML) are implemented. Further- more, the gain-boosted technique was adopted in charge pump to reduce current mismatch. The phase noise of proposed PLL is measured by -83.79 dBc/Hz at 1 MHz offset and -123.61 dBc/Hz at 10 MHz offset. The power consumption is 29.8 mW (only 13.3 mW in VCO and ILFD).",
keywords = "Phase-lock-loop, gain-boosted, injection-locked frequency divider, transformer-feedback, voltage control oscillator",
author = "Min Huang and Yu, {Chia Hui} and Tsai, {Jeng Han} and Huang, {Tian Wei}",
year = "2012",
month = "12",
day = "1",
doi = "10.1109/APMC.2012.6421689",
language = "English",
isbn = "9781457713309",
series = "Asia-Pacific Microwave Conference Proceedings, APMC",
pages = "643--645",
booktitle = "2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings",

}

TY - GEN

T1 - A low-power 24 GHz phase lock loop with gain-boosted charge pump embedded in 0.18 μm COMS technology

AU - Huang, Min

AU - Yu, Chia Hui

AU - Tsai, Jeng Han

AU - Huang, Tian Wei

PY - 2012/12/1

Y1 - 2012/12/1

N2 - A 24 GHz PLL using 0.18-μm CMOS technology is presented in this paper. To achieve the low-power consumption and low phase-noise performance, a transformerfeedback voltage control oscillator (TF-VCO) and a cascoded frequency divider including injection-locked frequency divider (ILFD) and current mode logic divider (CML) are implemented. Further- more, the gain-boosted technique was adopted in charge pump to reduce current mismatch. The phase noise of proposed PLL is measured by -83.79 dBc/Hz at 1 MHz offset and -123.61 dBc/Hz at 10 MHz offset. The power consumption is 29.8 mW (only 13.3 mW in VCO and ILFD).

AB - A 24 GHz PLL using 0.18-μm CMOS technology is presented in this paper. To achieve the low-power consumption and low phase-noise performance, a transformerfeedback voltage control oscillator (TF-VCO) and a cascoded frequency divider including injection-locked frequency divider (ILFD) and current mode logic divider (CML) are implemented. Further- more, the gain-boosted technique was adopted in charge pump to reduce current mismatch. The phase noise of proposed PLL is measured by -83.79 dBc/Hz at 1 MHz offset and -123.61 dBc/Hz at 10 MHz offset. The power consumption is 29.8 mW (only 13.3 mW in VCO and ILFD).

KW - Phase-lock-loop

KW - gain-boosted

KW - injection-locked frequency divider

KW - transformer-feedback

KW - voltage control oscillator

UR - http://www.scopus.com/inward/record.url?scp=84874417620&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874417620&partnerID=8YFLogxK

U2 - 10.1109/APMC.2012.6421689

DO - 10.1109/APMC.2012.6421689

M3 - Conference contribution

AN - SCOPUS:84874417620

SN - 9781457713309

T3 - Asia-Pacific Microwave Conference Proceedings, APMC

SP - 643

EP - 645

BT - 2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings

ER -