A highly scalable poly-Si junctionless FETs featuring a novel multi-stacking hybrid P/N layer and vertical gate with very high Ion/Ioff for 3D stacked ICs

Ya Chi Cheng, Hung Bin Chen, Chun Yen Chang, Chun Hu Cheng, Yi Jia Shih, Yung Chun Wu

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

10 Citations (Scopus)

Fingerprint

Dive into the research topics of 'A highly scalable poly-Si junctionless FETs featuring a novel multi-stacking hybrid P/N layer and vertical gate with very high Ion/Ioff for 3D stacked ICs'. Together they form a unique fingerprint.

Engineering & Materials Science