A high energy-efficiency SAR ADC based on partial floating capacitor switching technique

Chien Hung Kuo; Cheng En Hsieh

doi:10.1109/ESSCIRC.2011.6045010

A high energy-efficiency SAR ADC based on partial floating capacitor switching technique

Chien Hung Kuo^*
, Cheng En Hsieh

^*Corresponding author for this work

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

17 Citations (Scopus)

Abstract

This paper presents a new successive approximation register (SAR) analog-to-digital converter (ADC) with partial floating capacitor switching (PFCS) scheme for low-power data converters. By interchanging the switching order of the largest capacitor with the second largest one the switching energy consumption can be efficiently reduced. From the mathematical calculation result, the proposed technique achieves 96.11% less switching energy compared to the conventional approach. The presented 10-bit PFCS-based SAR ADC is implemented in a CMOS 0.18-μm 1P6M technology. The power consumption of the presented prototype is only 7.16-μW with a sampling rate of 1-MS/s at a supply voltage of 0.9-V and a 21.56-fF/conversion-step figure of merit is achieved.

Original language	English
Title of host publication	ESSCIRC 2011 - Proceedings of the 37th European Solid-State Circuits Conference
Pages	475-478
Number of pages	4
DOIs	https://doi.org/10.1109/ESSCIRC.2011.6045010
Publication status	Published - 2011
Event	37th European Solid-State Circuits Conference, ESSCIRC 2011 - Helsinki, Finland Duration: 2011 Sept 12 → 2011 Sept 16

Publication series

Name	European Solid-State Circuits Conference
ISSN (Print)	1930-8833

Other

Other	37th European Solid-State Circuits Conference, ESSCIRC 2011
Country/Territory	Finland
City	Helsinki
Period	2011/09/12 → 2011/09/16

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

SDG 7 Affordable and Clean Energy

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/ESSCIRC.2011.6045010

Cite this

Kuo, CH & Hsieh, CE 2011, A high energy-efficiency SAR ADC based on partial floating capacitor switching technique. in ESSCIRC 2011 - Proceedings of the 37th European Solid-State Circuits Conference., 6045010, European Solid-State Circuits Conference, pp. 475-478, 37th European Solid-State Circuits Conference, ESSCIRC 2011, Helsinki, Finland, 2011/09/12. https://doi.org/10.1109/ESSCIRC.2011.6045010

@inproceedings{f32d16a9a6ce4fac8c07a0931d7d1231,

title = "A high energy-efficiency SAR ADC based on partial floating capacitor switching technique",

abstract = "This paper presents a new successive approximation register (SAR) analog-to-digital converter (ADC) with partial floating capacitor switching (PFCS) scheme for low-power data converters. By interchanging the switching order of the largest capacitor with the second largest one the switching energy consumption can be efficiently reduced. From the mathematical calculation result, the proposed technique achieves 96.11\% less switching energy compared to the conventional approach. The presented 10-bit PFCS-based SAR ADC is implemented in a CMOS 0.18-μm 1P6M technology. The power consumption of the presented prototype is only 7.16-μW with a sampling rate of 1-MS/s at a supply voltage of 0.9-V and a 21.56-fF/conversion-step figure of merit is achieved.",

author = "Kuo, \{Chien Hung\} and Hsieh, \{Cheng En\}",

year = "2011",

doi = "10.1109/ESSCIRC.2011.6045010",

language = "English",

isbn = "9781457707018",

series = "European Solid-State Circuits Conference",

pages = "475--478",

booktitle = "ESSCIRC 2011 - Proceedings of the 37th European Solid-State Circuits Conference",

note = "37th European Solid-State Circuits Conference, ESSCIRC 2011 ; Conference date: 12-09-2011 Through 16-09-2011",

}

TY - GEN

T1 - A high energy-efficiency SAR ADC based on partial floating capacitor switching technique

AU - Kuo, Chien Hung

AU - Hsieh, Cheng En

PY - 2011

Y1 - 2011

N2 - This paper presents a new successive approximation register (SAR) analog-to-digital converter (ADC) with partial floating capacitor switching (PFCS) scheme for low-power data converters. By interchanging the switching order of the largest capacitor with the second largest one the switching energy consumption can be efficiently reduced. From the mathematical calculation result, the proposed technique achieves 96.11% less switching energy compared to the conventional approach. The presented 10-bit PFCS-based SAR ADC is implemented in a CMOS 0.18-μm 1P6M technology. The power consumption of the presented prototype is only 7.16-μW with a sampling rate of 1-MS/s at a supply voltage of 0.9-V and a 21.56-fF/conversion-step figure of merit is achieved.

AB - This paper presents a new successive approximation register (SAR) analog-to-digital converter (ADC) with partial floating capacitor switching (PFCS) scheme for low-power data converters. By interchanging the switching order of the largest capacitor with the second largest one the switching energy consumption can be efficiently reduced. From the mathematical calculation result, the proposed technique achieves 96.11% less switching energy compared to the conventional approach. The presented 10-bit PFCS-based SAR ADC is implemented in a CMOS 0.18-μm 1P6M technology. The power consumption of the presented prototype is only 7.16-μW with a sampling rate of 1-MS/s at a supply voltage of 0.9-V and a 21.56-fF/conversion-step figure of merit is achieved.

UR - https://www.scopus.com/pages/publications/82955194670

UR - https://www.scopus.com/pages/publications/82955194670#tab=citedBy

U2 - 10.1109/ESSCIRC.2011.6045010

DO - 10.1109/ESSCIRC.2011.6045010

M3 - Conference contribution

AN - SCOPUS:82955194670

SN - 9781457707018

T3 - European Solid-State Circuits Conference

SP - 475

EP - 478

BT - ESSCIRC 2011 - Proceedings of the 37th European Solid-State Circuits Conference

T2 - 37th European Solid-State Circuits Conference, ESSCIRC 2011

Y2 - 12 September 2011 through 16 September 2011

ER -

A high energy-efficiency SAR ADC based on partial floating capacitor switching technique

Abstract

Publication series

Other

UN SDGs

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this