A delta-sigma modulator-based class-D amplifier

Chien Hung Kuo, Sheng Chi Lin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A new architecture of class-D amplifier with a multibit delta-sigma modulator control is presented in this paper. In the presented amplifier, the 3-bit 8-level digital outputs of the second-order delta-sigma modulator are utilized to generate switching signals with different pulse widths for the class-D power amplifier. A closed-loop class-D amplifier is adopted by feeding the analog output signal from the power stage to the input to improve the linearity. The presented class-D amplifier is simulated with TSMC 0.18-μm CMOS process. The SNDR of the proposed amplifier is 78 dB within a 25 kHz signal bandwidth under a sample rate of 2.56 MHz. The THD is 0.01% at a power consumption of 140 mW.

Original languageEnglish
Title of host publication2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509023332
DOIs
Publication statusPublished - 2016 Dec 27
Event5th IEEE Global Conference on Consumer Electronics, GCCE 2016 - Kyoto, Japan
Duration: 2016 Oct 112016 Oct 14

Publication series

Name2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016

Other

Other5th IEEE Global Conference on Consumer Electronics, GCCE 2016
Country/TerritoryJapan
CityKyoto
Period2016/10/112016/10/14

Keywords

  • Class-D Amplifier
  • Delta-Sigma Class-D Amplifier
  • Switching Amplifier

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Hardware and Architecture
  • Instrumentation

Fingerprint

Dive into the research topics of 'A delta-sigma modulator-based class-D amplifier'. Together they form a unique fingerprint.

Cite this