A delta-sigma modulator-based class-D amplifier

Chien Hung Kuo, Sheng Chi Lin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A new architecture of class-D amplifier with a multibit delta-sigma modulator control is presented in this paper. In the presented amplifier, the 3-bit 8-level digital outputs of the second-order delta-sigma modulator are utilized to generate switching signals with different pulse widths for the class-D power amplifier. A closed-loop class-D amplifier is adopted by feeding the analog output signal from the power stage to the input to improve the linearity. The presented class-D amplifier is simulated with TSMC 0.18-μm CMOS process. The SNDR of the proposed amplifier is 78 dB within a 25 kHz signal bandwidth under a sample rate of 2.56 MHz. The THD is 0.01% at a power consumption of 140 mW.

Original languageEnglish
Title of host publication2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509023332
DOIs
Publication statusPublished - 2016 Dec 27
Event5th IEEE Global Conference on Consumer Electronics, GCCE 2016 - Kyoto, Japan
Duration: 2016 Oct 112016 Oct 14

Publication series

Name2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016

Other

Other5th IEEE Global Conference on Consumer Electronics, GCCE 2016
CountryJapan
CityKyoto
Period16/10/1116/10/14

Fingerprint

Modulators
modulators
amplifiers
Power amplifiers
Electric power utilization
Bandwidth
output
power amplifiers
linearity
CMOS
pulse duration
analogs
bandwidth

Keywords

  • Class-D Amplifier
  • Delta-Sigma Class-D Amplifier
  • Switching Amplifier

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Hardware and Architecture
  • Instrumentation

Cite this

Kuo, C. H., & Lin, S. C. (2016). A delta-sigma modulator-based class-D amplifier. In 2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016 [7800440] (2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/GCCE.2016.7800440

A delta-sigma modulator-based class-D amplifier. / Kuo, Chien Hung; Lin, Sheng Chi.

2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016. Institute of Electrical and Electronics Engineers Inc., 2016. 7800440 (2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kuo, CH & Lin, SC 2016, A delta-sigma modulator-based class-D amplifier. in 2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016., 7800440, 2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016, Institute of Electrical and Electronics Engineers Inc., 5th IEEE Global Conference on Consumer Electronics, GCCE 2016, Kyoto, Japan, 16/10/11. https://doi.org/10.1109/GCCE.2016.7800440
Kuo CH, Lin SC. A delta-sigma modulator-based class-D amplifier. In 2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016. Institute of Electrical and Electronics Engineers Inc. 2016. 7800440. (2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016). https://doi.org/10.1109/GCCE.2016.7800440
Kuo, Chien Hung ; Lin, Sheng Chi. / A delta-sigma modulator-based class-D amplifier. 2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016. Institute of Electrical and Electronics Engineers Inc., 2016. (2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016).
@inproceedings{734c72a25f3e40dcbf3cdb5e2d03706e,
title = "A delta-sigma modulator-based class-D amplifier",
abstract = "A new architecture of class-D amplifier with a multibit delta-sigma modulator control is presented in this paper. In the presented amplifier, the 3-bit 8-level digital outputs of the second-order delta-sigma modulator are utilized to generate switching signals with different pulse widths for the class-D power amplifier. A closed-loop class-D amplifier is adopted by feeding the analog output signal from the power stage to the input to improve the linearity. The presented class-D amplifier is simulated with TSMC 0.18-μm CMOS process. The SNDR of the proposed amplifier is 78 dB within a 25 kHz signal bandwidth under a sample rate of 2.56 MHz. The THD is 0.01{\%} at a power consumption of 140 mW.",
keywords = "Class-D Amplifier, Delta-Sigma Class-D Amplifier, Switching Amplifier",
author = "Kuo, {Chien Hung} and Lin, {Sheng Chi}",
year = "2016",
month = "12",
day = "27",
doi = "10.1109/GCCE.2016.7800440",
language = "English",
series = "2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016",

}

TY - GEN

T1 - A delta-sigma modulator-based class-D amplifier

AU - Kuo, Chien Hung

AU - Lin, Sheng Chi

PY - 2016/12/27

Y1 - 2016/12/27

N2 - A new architecture of class-D amplifier with a multibit delta-sigma modulator control is presented in this paper. In the presented amplifier, the 3-bit 8-level digital outputs of the second-order delta-sigma modulator are utilized to generate switching signals with different pulse widths for the class-D power amplifier. A closed-loop class-D amplifier is adopted by feeding the analog output signal from the power stage to the input to improve the linearity. The presented class-D amplifier is simulated with TSMC 0.18-μm CMOS process. The SNDR of the proposed amplifier is 78 dB within a 25 kHz signal bandwidth under a sample rate of 2.56 MHz. The THD is 0.01% at a power consumption of 140 mW.

AB - A new architecture of class-D amplifier with a multibit delta-sigma modulator control is presented in this paper. In the presented amplifier, the 3-bit 8-level digital outputs of the second-order delta-sigma modulator are utilized to generate switching signals with different pulse widths for the class-D power amplifier. A closed-loop class-D amplifier is adopted by feeding the analog output signal from the power stage to the input to improve the linearity. The presented class-D amplifier is simulated with TSMC 0.18-μm CMOS process. The SNDR of the proposed amplifier is 78 dB within a 25 kHz signal bandwidth under a sample rate of 2.56 MHz. The THD is 0.01% at a power consumption of 140 mW.

KW - Class-D Amplifier

KW - Delta-Sigma Class-D Amplifier

KW - Switching Amplifier

UR - http://www.scopus.com/inward/record.url?scp=85010443359&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010443359&partnerID=8YFLogxK

U2 - 10.1109/GCCE.2016.7800440

DO - 10.1109/GCCE.2016.7800440

M3 - Conference contribution

AN - SCOPUS:85010443359

T3 - 2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016

BT - 2016 IEEE 5th Global Conference on Consumer Electronics, GCCE 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -