A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC

Chien-Hung Kuo, Zih Jyun Luo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, a clock-free 200-MS/s 10-bit time-interleaved (TI) successive approximation register (SAR) analog-to-digital converter (ADC) is proposed. The presented SAR ADC can generate required clock by itself while an active signal is asserted. In the presented TI structure, two SAR ADCs are alternated with entering sample and comparison phases by the control circuit, and thus the equivalent sample rate can be doubled. The presented ADC is simulated under TSMC 90nm 1P9M CMOS process. Under a supply voltage of 1.2-V and an equivalent sampling rate of 200-MS/s, the resulted SNDR of the proposed ADC is 58.94 dB, which is equivalent to the ENOB of 9.50-bit. The simulated DNL and INL are within 0.735 /-0.404 and 0.734 /-0.552, respectively.

Original languageEnglish
Title of host publicationProceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019
EditorsAndrzej Napieralski
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages133-136
Number of pages4
ISBN (Electronic)9788363578152
DOIs
Publication statusPublished - 2019 Jun 1
Event26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019 - Rzeszow, Poland
Duration: 2019 Jun 272019 Jun 29

Publication series

NameProceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019

Conference

Conference26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019
CountryPoland
CityRzeszow
Period19/6/2719/6/29

Fingerprint

registers
analog to digital converters
Digital to analog conversion
clocks
Clocks
approximation
CMOS
sampling
Sampling
Networks (circuits)
Electric potential
electric potential

Keywords

  • analog-To-digital converters
  • clock-free
  • successive approximation register
  • time-interleaved

ASJC Scopus subject areas

  • Hardware and Architecture
  • Energy Engineering and Power Technology
  • Electrical and Electronic Engineering
  • Instrumentation

Cite this

Kuo, C-H., & Luo, Z. J. (2019). A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC. In A. Napieralski (Ed.), Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019 (pp. 133-136). [8787144] (Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/MIXDES.2019.8787144

A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC. / Kuo, Chien-Hung; Luo, Zih Jyun.

Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019. ed. / Andrzej Napieralski. Institute of Electrical and Electronics Engineers Inc., 2019. p. 133-136 8787144 (Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kuo, C-H & Luo, ZJ 2019, A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC. in A Napieralski (ed.), Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019., 8787144, Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019, Institute of Electrical and Electronics Engineers Inc., pp. 133-136, 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019, Rzeszow, Poland, 19/6/27. https://doi.org/10.23919/MIXDES.2019.8787144
Kuo C-H, Luo ZJ. A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC. In Napieralski A, editor, Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019. Institute of Electrical and Electronics Engineers Inc. 2019. p. 133-136. 8787144. (Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019). https://doi.org/10.23919/MIXDES.2019.8787144
Kuo, Chien-Hung ; Luo, Zih Jyun. / A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC. Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019. editor / Andrzej Napieralski. Institute of Electrical and Electronics Engineers Inc., 2019. pp. 133-136 (Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019).
@inproceedings{1be01a13d72449cca9cc1d7744caaed4,
title = "A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC",
abstract = "In this paper, a clock-free 200-MS/s 10-bit time-interleaved (TI) successive approximation register (SAR) analog-to-digital converter (ADC) is proposed. The presented SAR ADC can generate required clock by itself while an active signal is asserted. In the presented TI structure, two SAR ADCs are alternated with entering sample and comparison phases by the control circuit, and thus the equivalent sample rate can be doubled. The presented ADC is simulated under TSMC 90nm 1P9M CMOS process. Under a supply voltage of 1.2-V and an equivalent sampling rate of 200-MS/s, the resulted SNDR of the proposed ADC is 58.94 dB, which is equivalent to the ENOB of 9.50-bit. The simulated DNL and INL are within 0.735 /-0.404 and 0.734 /-0.552, respectively.",
keywords = "analog-To-digital converters, clock-free, successive approximation register, time-interleaved",
author = "Chien-Hung Kuo and Luo, {Zih Jyun}",
year = "2019",
month = "6",
day = "1",
doi = "10.23919/MIXDES.2019.8787144",
language = "English",
series = "Proceedings of the 26th International Conference {"}Mixed Design of Integrated Circuits and Systems{"}, MIXDES 2019",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "133--136",
editor = "Andrzej Napieralski",
booktitle = "Proceedings of the 26th International Conference {"}Mixed Design of Integrated Circuits and Systems{"}, MIXDES 2019",

}

TY - GEN

T1 - A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC

AU - Kuo, Chien-Hung

AU - Luo, Zih Jyun

PY - 2019/6/1

Y1 - 2019/6/1

N2 - In this paper, a clock-free 200-MS/s 10-bit time-interleaved (TI) successive approximation register (SAR) analog-to-digital converter (ADC) is proposed. The presented SAR ADC can generate required clock by itself while an active signal is asserted. In the presented TI structure, two SAR ADCs are alternated with entering sample and comparison phases by the control circuit, and thus the equivalent sample rate can be doubled. The presented ADC is simulated under TSMC 90nm 1P9M CMOS process. Under a supply voltage of 1.2-V and an equivalent sampling rate of 200-MS/s, the resulted SNDR of the proposed ADC is 58.94 dB, which is equivalent to the ENOB of 9.50-bit. The simulated DNL and INL are within 0.735 /-0.404 and 0.734 /-0.552, respectively.

AB - In this paper, a clock-free 200-MS/s 10-bit time-interleaved (TI) successive approximation register (SAR) analog-to-digital converter (ADC) is proposed. The presented SAR ADC can generate required clock by itself while an active signal is asserted. In the presented TI structure, two SAR ADCs are alternated with entering sample and comparison phases by the control circuit, and thus the equivalent sample rate can be doubled. The presented ADC is simulated under TSMC 90nm 1P9M CMOS process. Under a supply voltage of 1.2-V and an equivalent sampling rate of 200-MS/s, the resulted SNDR of the proposed ADC is 58.94 dB, which is equivalent to the ENOB of 9.50-bit. The simulated DNL and INL are within 0.735 /-0.404 and 0.734 /-0.552, respectively.

KW - analog-To-digital converters

KW - clock-free

KW - successive approximation register

KW - time-interleaved

UR - http://www.scopus.com/inward/record.url?scp=85071336691&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85071336691&partnerID=8YFLogxK

U2 - 10.23919/MIXDES.2019.8787144

DO - 10.23919/MIXDES.2019.8787144

M3 - Conference contribution

AN - SCOPUS:85071336691

T3 - Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019

SP - 133

EP - 136

BT - Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2019

A2 - Napieralski, Andrzej

PB - Institute of Electrical and Electronics Engineers Inc.

ER -