A center-aligned digital pulse-width modulator for envelope modulation of polar transmitters

Chien-Hung Kuo; Cin De Jhang

doi:10.1109/VLSI-SoC.2013.6673314

A center-aligned digital pulse-width modulator for envelope modulation of polar transmitters

Chien-Hung Kuo, Cin De Jhang

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper presents a center-aligned hybrid digital pulse-width modulator for the envelope modulation of polar transmitters [1]. To obtain better noise figure of the outputs, a 128-phase delay-locked loop is used to generate center-aligned output pulses having 64 different pulse widths for 6-bit signal input. To reduce the number of delay cells in the multi-phase DLL, a simple counter is used to separate the output phases of DLL into rise and fall parts. The proposed digital pulse-width modulator is simulated in TSMC 90nm 1P9M process. The power consumption is 0.85 mW at a 92.16 MHz input reference frequency and a supply voltage of 1.2V.

Original language	English
Title of host publication	2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013 - Proceedings
Publisher	IEEE Computer Society
Pages	386-389
Number of pages	4
ISBN (Print)	9781479905249
DOIs	https://doi.org/10.1109/VLSI-SoC.2013.6673314
Publication status	Published - 2013 Jan 1
Event	2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013 - Istanbul, Turkey Duration: 2013 Oct 7 → 2013 Oct 9

Publication series

Name	IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC
ISSN (Print)	2324-8432
ISSN (Electronic)	2324-8440

Other

Other	2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013
Country	Turkey
City	Istanbul
Period	13/10/7 → 13/10/9

Fingerprint

Keywords

DPWM
Envelope modulation
LTE polar modulation transmitter

ASJC Scopus subject areas

Hardware and Architecture
Software
Electrical and Electronic Engineering

Cite this

Kuo, C-H., & Jhang, C. D. (2013). A center-aligned digital pulse-width modulator for envelope modulation of polar transmitters. In 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013 - Proceedings (pp. 386-389). [6673314] (IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC). IEEE Computer Society. https://doi.org/10.1109/VLSI-SoC.2013.6673314

A center-aligned digital pulse-width modulator for envelope modulation of polar transmitters. / Kuo, Chien-Hung; Jhang, Cin De.

2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013 - Proceedings. IEEE Computer Society, 2013. p. 386-389 6673314 (IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kuo, C-H & Jhang, CD 2013, A center-aligned digital pulse-width modulator for envelope modulation of polar transmitters. in 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013 - Proceedings., 6673314, IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC, IEEE Computer Society, pp. 386-389, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013, Istanbul, Turkey, 13/10/7. https://doi.org/10.1109/VLSI-SoC.2013.6673314

Kuo C-H, Jhang CD. A center-aligned digital pulse-width modulator for envelope modulation of polar transmitters. In 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013 - Proceedings. IEEE Computer Society. 2013. p. 386-389. 6673314. (IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC). https://doi.org/10.1109/VLSI-SoC.2013.6673314

@inproceedings{ca735079cfed4433a0b615989167ec15,

title = "A center-aligned digital pulse-width modulator for envelope modulation of polar transmitters",

abstract = "This paper presents a center-aligned hybrid digital pulse-width modulator for the envelope modulation of polar transmitters [1]. To obtain better noise figure of the outputs, a 128-phase delay-locked loop is used to generate center-aligned output pulses having 64 different pulse widths for 6-bit signal input. To reduce the number of delay cells in the multi-phase DLL, a simple counter is used to separate the output phases of DLL into rise and fall parts. The proposed digital pulse-width modulator is simulated in TSMC 90nm 1P9M process. The power consumption is 0.85 mW at a 92.16 MHz input reference frequency and a supply voltage of 1.2V.",

keywords = "DPWM, Envelope modulation, LTE polar modulation transmitter",

author = "Chien-Hung Kuo and Jhang, {Cin De}",

year = "2013",

month = jan

day = "1",

doi = "10.1109/VLSI-SoC.2013.6673314",

language = "English",

isbn = "9781479905249",

series = "IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC",

publisher = "IEEE Computer Society",

pages = "386--389",

booktitle = "2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013 - Proceedings",

note = "2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013 ; Conference date: 07-10-2013 Through 09-10-2013",

}

TY - GEN

T1 - A center-aligned digital pulse-width modulator for envelope modulation of polar transmitters

AU - Kuo, Chien-Hung

AU - Jhang, Cin De

PY - 2013/1/1

Y1 - 2013/1/1

N2 - This paper presents a center-aligned hybrid digital pulse-width modulator for the envelope modulation of polar transmitters [1]. To obtain better noise figure of the outputs, a 128-phase delay-locked loop is used to generate center-aligned output pulses having 64 different pulse widths for 6-bit signal input. To reduce the number of delay cells in the multi-phase DLL, a simple counter is used to separate the output phases of DLL into rise and fall parts. The proposed digital pulse-width modulator is simulated in TSMC 90nm 1P9M process. The power consumption is 0.85 mW at a 92.16 MHz input reference frequency and a supply voltage of 1.2V.

AB - This paper presents a center-aligned hybrid digital pulse-width modulator for the envelope modulation of polar transmitters [1]. To obtain better noise figure of the outputs, a 128-phase delay-locked loop is used to generate center-aligned output pulses having 64 different pulse widths for 6-bit signal input. To reduce the number of delay cells in the multi-phase DLL, a simple counter is used to separate the output phases of DLL into rise and fall parts. The proposed digital pulse-width modulator is simulated in TSMC 90nm 1P9M process. The power consumption is 0.85 mW at a 92.16 MHz input reference frequency and a supply voltage of 1.2V.

KW - DPWM

KW - Envelope modulation

KW - LTE polar modulation transmitter

UR - http://www.scopus.com/inward/record.url?scp=84899516621&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84899516621&partnerID=8YFLogxK

U2 - 10.1109/VLSI-SoC.2013.6673314

DO - 10.1109/VLSI-SoC.2013.6673314

M3 - Conference contribution

AN - SCOPUS:84899516621

SN - 9781479905249

T3 - IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC

SP - 386

EP - 389

BT - 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013 - Proceedings

PB - IEEE Computer Society

T2 - 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013

Y2 - 7 October 2013 through 9 October 2013

ER -

Access to Document

10.1109/VLSI-SoC.2013.6673314