A bond graph representation of p-n junction diode using VHDL-AMS

Chung Chieh Lin, Chin-Ming Hong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This study focuses on the p-n junction diode modeling and simulation using bond graphs and VHDL-AMS. The bond graph modeling technique has been given an accommodated model for the interaction of power between elements on a system. The power flow is briefly sketched in the bond graph and the state equations are formulated directly from this graphical representation. Bond graph modeling is largely employed nowadays, and new techniques for structural analysis, model reduction as well as a certain number of software packages using bond graph have been developed. The bond graph methodology is a way to get a p-n junction diode model with important parameters to know the performance. VHDL is a modeling language which dedicates the discrete description to digital electronic hardware. Its extension VHDL-AMS allows modeling analogue subsystems and describing signal flow on a functional level. VHDL-AMS can be used as a unified modeling language for combined discrete-continuous system simulation. Once bond graphs are established, they can be easily described in VHDL-AMS. It will be possible to implement those models in any VHDL-AMS simulator. The system modeling yields equations, i.e. algebra and differential equations, and these equations have to be implemented into a reference simulator. The model is developed and simulated with the VHDL-AMS language under Dolphin SMASH environment.

Original languageEnglish
Title of host publicationProceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference
Pages222-229
Number of pages8
Edition13
Publication statusPublished - 2012 Nov 27
Event10th International Conference on Bond Graph Modeling and Simulation, ICBGM 2012, Part of SummerSim 2012 Multiconference - Genoa, Italy
Duration: 2012 Jul 82012 Jul 11

Publication series

NameProceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference
Number13
Volume44

Other

Other10th International Conference on Bond Graph Modeling and Simulation, ICBGM 2012, Part of SummerSim 2012 Multiconference
CountryItaly
CityGenoa
Period12/7/812/7/11

Fingerprint

Computer hardware description languages
Bond Graph
Graph Representation
Diode
Diodes
Simulator
Simulators
Modeling
Unified Modeling Language
Power Flow
Graphical Representation
Model Reduction
Continuous System
State Equation
Structural Analysis
System Simulation
Modeling Language
Discrete Systems
System Modeling
Software Package

Keywords

  • Bond graph
  • P-n junction diode
  • VHDL-AMS

ASJC Scopus subject areas

  • Modelling and Simulation

Cite this

Lin, C. C., & Hong, C-M. (2012). A bond graph representation of p-n junction diode using VHDL-AMS. In Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference (13 ed., pp. 222-229). (Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference; Vol. 44, No. 13).

A bond graph representation of p-n junction diode using VHDL-AMS. / Lin, Chung Chieh; Hong, Chin-Ming.

Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference. 13. ed. 2012. p. 222-229 (Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference; Vol. 44, No. 13).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lin, CC & Hong, C-M 2012, A bond graph representation of p-n junction diode using VHDL-AMS. in Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference. 13 edn, Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference, no. 13, vol. 44, pp. 222-229, 10th International Conference on Bond Graph Modeling and Simulation, ICBGM 2012, Part of SummerSim 2012 Multiconference, Genoa, Italy, 12/7/8.
Lin CC, Hong C-M. A bond graph representation of p-n junction diode using VHDL-AMS. In Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference. 13 ed. 2012. p. 222-229. (Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference; 13).
Lin, Chung Chieh ; Hong, Chin-Ming. / A bond graph representation of p-n junction diode using VHDL-AMS. Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference. 13. ed. 2012. pp. 222-229 (Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference; 13).
@inproceedings{61332e60cf9b4d0ebefeb690cf3f72f8,
title = "A bond graph representation of p-n junction diode using VHDL-AMS",
abstract = "This study focuses on the p-n junction diode modeling and simulation using bond graphs and VHDL-AMS. The bond graph modeling technique has been given an accommodated model for the interaction of power between elements on a system. The power flow is briefly sketched in the bond graph and the state equations are formulated directly from this graphical representation. Bond graph modeling is largely employed nowadays, and new techniques for structural analysis, model reduction as well as a certain number of software packages using bond graph have been developed. The bond graph methodology is a way to get a p-n junction diode model with important parameters to know the performance. VHDL is a modeling language which dedicates the discrete description to digital electronic hardware. Its extension VHDL-AMS allows modeling analogue subsystems and describing signal flow on a functional level. VHDL-AMS can be used as a unified modeling language for combined discrete-continuous system simulation. Once bond graphs are established, they can be easily described in VHDL-AMS. It will be possible to implement those models in any VHDL-AMS simulator. The system modeling yields equations, i.e. algebra and differential equations, and these equations have to be implemented into a reference simulator. The model is developed and simulated with the VHDL-AMS language under Dolphin SMASH environment.",
keywords = "Bond graph, P-n junction diode, VHDL-AMS",
author = "Lin, {Chung Chieh} and Chin-Ming Hong",
year = "2012",
month = "11",
day = "27",
language = "English",
isbn = "9781618399854",
series = "Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference",
number = "13",
pages = "222--229",
booktitle = "Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference",
edition = "13",

}

TY - GEN

T1 - A bond graph representation of p-n junction diode using VHDL-AMS

AU - Lin, Chung Chieh

AU - Hong, Chin-Ming

PY - 2012/11/27

Y1 - 2012/11/27

N2 - This study focuses on the p-n junction diode modeling and simulation using bond graphs and VHDL-AMS. The bond graph modeling technique has been given an accommodated model for the interaction of power between elements on a system. The power flow is briefly sketched in the bond graph and the state equations are formulated directly from this graphical representation. Bond graph modeling is largely employed nowadays, and new techniques for structural analysis, model reduction as well as a certain number of software packages using bond graph have been developed. The bond graph methodology is a way to get a p-n junction diode model with important parameters to know the performance. VHDL is a modeling language which dedicates the discrete description to digital electronic hardware. Its extension VHDL-AMS allows modeling analogue subsystems and describing signal flow on a functional level. VHDL-AMS can be used as a unified modeling language for combined discrete-continuous system simulation. Once bond graphs are established, they can be easily described in VHDL-AMS. It will be possible to implement those models in any VHDL-AMS simulator. The system modeling yields equations, i.e. algebra and differential equations, and these equations have to be implemented into a reference simulator. The model is developed and simulated with the VHDL-AMS language under Dolphin SMASH environment.

AB - This study focuses on the p-n junction diode modeling and simulation using bond graphs and VHDL-AMS. The bond graph modeling technique has been given an accommodated model for the interaction of power between elements on a system. The power flow is briefly sketched in the bond graph and the state equations are formulated directly from this graphical representation. Bond graph modeling is largely employed nowadays, and new techniques for structural analysis, model reduction as well as a certain number of software packages using bond graph have been developed. The bond graph methodology is a way to get a p-n junction diode model with important parameters to know the performance. VHDL is a modeling language which dedicates the discrete description to digital electronic hardware. Its extension VHDL-AMS allows modeling analogue subsystems and describing signal flow on a functional level. VHDL-AMS can be used as a unified modeling language for combined discrete-continuous system simulation. Once bond graphs are established, they can be easily described in VHDL-AMS. It will be possible to implement those models in any VHDL-AMS simulator. The system modeling yields equations, i.e. algebra and differential equations, and these equations have to be implemented into a reference simulator. The model is developed and simulated with the VHDL-AMS language under Dolphin SMASH environment.

KW - Bond graph

KW - P-n junction diode

KW - VHDL-AMS

UR - http://www.scopus.com/inward/record.url?scp=84869792259&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84869792259&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84869792259

SN - 9781618399854

T3 - Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference

SP - 222

EP - 229

BT - Proceedings of the 2012 - 10th International Conference on Bond Graph Modeling and Simulation, ICBGM'12, Part of SummerSim 2012 Multiconference

ER -