A 7-12 GHz multi-modulus frequency divider

Jeng Han Tsai; Yi Wei Chung; Hung Da Shih; Jian Ping Chou

doi:10.1109/APMC.2012.6421879

A 7-12 GHz multi-modulus frequency divider

Jeng Han Tsai^*, Yi Wei Chung, Hung Da Shih, Jian Ping Chou

^*Corresponding author for this work

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Citations (Scopus)

Abstract

A 7-12 GHz divide-by-256/260/264/268 multi-modulus frequency divider chain is designed and implemented in 0.18-μm CMOS technology. The frequency divider chain consists of a divide-by-4 divider, a divide-by-4/5 dual-modulus divider, a divide-by-16 counter, and digital control logic circuits. To speed up the operating frequency, a current mode logic (CML) divider without tail current source and a modified D-Flip-Flip (DFF) merged with NAND gate function are adopted. The multi-modulus frequency divider chain demonstrates high operating frequency of 7 GHz to 12 GHz while maintaining reasonable dc power consumption of 19.95 mW.

Original language	English
Title of host publication	2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings
Pages	1232-1234
Number of pages	3
DOIs	https://doi.org/10.1109/APMC.2012.6421879
Publication status	Published - 2012
Event	2012 Asia-Pacific Microwave Conference, APMC 2012 - Kaohsiung, Taiwan Duration: 2012 Dec 4 → 2012 Dec 7

Publication series

Name	Asia-Pacific Microwave Conference Proceedings, APMC

Other

Other	2012 Asia-Pacific Microwave Conference, APMC 2012
Country/Territory	Taiwan
City	Kaohsiung
Period	2012/12/04 → 2012/12/07

Keywords

Multi-modulus frequency divider
current mode logic (CML)
high-speed prescaler

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/APMC.2012.6421879

Cite this

@inproceedings{c21d4e20b13d4df689ffa48e761135a4,

title = "A 7-12 GHz multi-modulus frequency divider",

abstract = "A 7-12 GHz divide-by-256/260/264/268 multi-modulus frequency divider chain is designed and implemented in 0.18-μm CMOS technology. The frequency divider chain consists of a divide-by-4 divider, a divide-by-4/5 dual-modulus divider, a divide-by-16 counter, and digital control logic circuits. To speed up the operating frequency, a current mode logic (CML) divider without tail current source and a modified D-Flip-Flip (DFF) merged with NAND gate function are adopted. The multi-modulus frequency divider chain demonstrates high operating frequency of 7 GHz to 12 GHz while maintaining reasonable dc power consumption of 19.95 mW.",

keywords = "Multi-modulus frequency divider, current mode logic (CML), high-speed prescaler",

author = "Tsai, {Jeng Han} and Chung, {Yi Wei} and Shih, {Hung Da} and Chou, {Jian Ping}",

year = "2012",

doi = "10.1109/APMC.2012.6421879",

language = "English",

isbn = "9781457713309",

series = "Asia-Pacific Microwave Conference Proceedings, APMC",

pages = "1232--1234",

booktitle = "2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings",

note = "2012 Asia-Pacific Microwave Conference, APMC 2012 ; Conference date: 04-12-2012 Through 07-12-2012",

}

TY - GEN

T1 - A 7-12 GHz multi-modulus frequency divider

AU - Tsai, Jeng Han

AU - Chung, Yi Wei

AU - Shih, Hung Da

AU - Chou, Jian Ping

PY - 2012

Y1 - 2012

N2 - A 7-12 GHz divide-by-256/260/264/268 multi-modulus frequency divider chain is designed and implemented in 0.18-μm CMOS technology. The frequency divider chain consists of a divide-by-4 divider, a divide-by-4/5 dual-modulus divider, a divide-by-16 counter, and digital control logic circuits. To speed up the operating frequency, a current mode logic (CML) divider without tail current source and a modified D-Flip-Flip (DFF) merged with NAND gate function are adopted. The multi-modulus frequency divider chain demonstrates high operating frequency of 7 GHz to 12 GHz while maintaining reasonable dc power consumption of 19.95 mW.

AB - A 7-12 GHz divide-by-256/260/264/268 multi-modulus frequency divider chain is designed and implemented in 0.18-μm CMOS technology. The frequency divider chain consists of a divide-by-4 divider, a divide-by-4/5 dual-modulus divider, a divide-by-16 counter, and digital control logic circuits. To speed up the operating frequency, a current mode logic (CML) divider without tail current source and a modified D-Flip-Flip (DFF) merged with NAND gate function are adopted. The multi-modulus frequency divider chain demonstrates high operating frequency of 7 GHz to 12 GHz while maintaining reasonable dc power consumption of 19.95 mW.

KW - Multi-modulus frequency divider

KW - current mode logic (CML)

KW - high-speed prescaler

UR - http://www.scopus.com/inward/record.url?scp=84874403758&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874403758&partnerID=8YFLogxK

U2 - 10.1109/APMC.2012.6421879

DO - 10.1109/APMC.2012.6421879

M3 - Conference contribution

AN - SCOPUS:84874403758

SN - 9781457713309

T3 - Asia-Pacific Microwave Conference Proceedings, APMC

SP - 1232

EP - 1234

BT - 2012 Asia-Pacific Microwave Conference, APMC 2012 - Proceedings

T2 - 2012 Asia-Pacific Microwave Conference, APMC 2012

Y2 - 4 December 2012 through 7 December 2012

ER -

A 7-12 GHz multi-modulus frequency divider

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this