A 60-GHz power amplifier design using dual-radial symmetric architecture in 90-nm low-power CMOS

Jin Fu Yeh*, Jeng Han Tsai, Tian Wei Huang

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

35 Citations (Scopus)

Abstract

An innovative on-chip 3-D power amplifier (PA) architecture for M-way power-combined CMOS PAs by using the proposed dual-radial symmetric architecture is presented. It provides design freedom of impedance selection of power device in transformer-based millimeter-wave PA design. This idea also makes distinguished breakthrough to the traditional 2-D PA architecture without compromising symmetry and compact size of layout. To demonstrate the feasibility of this idea, a 60-GHz PA is fabricated in 90-nm low-power CMOS process. It is also equipped with multi-mode operation. It achieves an output power of 18.5 dBm and a power-added efficiency of 10.2% with 1.2-V supply voltage. At 6-dB/10-dB power back-off operation, the drain efficiencies of power stage can be enhanced from 5.9%/2.4% to 11.9%/8%, respectively, by enabling the multi-mode operation.

Original languageEnglish
Article number6461114
Pages (from-to)1280-1290
Number of pages11
JournalIEEE Transactions on Microwave Theory and Techniques
Volume61
Issue number3
DOIs
Publication statusPublished - 2013

Keywords

  • 3-D power amplifier (PA) architecture
  • CMOS
  • dual-radial
  • folded-transformer
  • multi-mode operation
  • radial combining network
  • radial power distribution network

ASJC Scopus subject areas

  • Radiation
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A 60-GHz power amplifier design using dual-radial symmetric architecture in 90-nm low-power CMOS'. Together they form a unique fingerprint.

Cite this