A 5564 GHz fully-integrated sub-harmonic wideband transceiver in 130 nm CMOS process

Research output: Contribution to journalArticle

14 Citations (Scopus)

Abstract

In this letter, a 5564 GHz compact fully-integrated gigabit transceiver with sub-harmonic pump technique is presented. The transceiver consists of a single-pole-double-throw (SPDT) traveling wave switch, a low-noise amplifier (LNA), a buffer amplifier (BA), and two sub-harmonic resistive mixers for up-conversion and down-conversion, respectively. The transceiver using 130 nm standard CMOS technology achieves an up-conversion gain of 7.4 dB at 62 GHz and down-conversion gain of 7.2 dB at 60 GHz with a compact chip size of 1.2 mm 2The 3 dB frequency bandwidth ranges from 55 to 64 GHz, which can cover the whole frequency band for 802.15.TG3C WPAN applications. For system applications, gigabit BPSK modulation signal test is successfully performed in this work.

Original languageEnglish
Article number5290006
Pages (from-to)758-760
Number of pages3
JournalIEEE Microwave and Wireless Components Letters
Volume19
Issue number11
DOIs
Publication statusPublished - 2009 Nov 1

Keywords

  • 60 GHz
  • CMOS
  • Gigabit
  • Millimeter-wave (MMW)
  • Sub-harmonic
  • Transceiver

ASJC Scopus subject areas

  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A 5564 GHz fully-integrated sub-harmonic wideband transceiver in 130 nm CMOS process'. Together they form a unique fingerprint.

  • Cite this