A 5.5 GHz low-power PLL using 0.18-μm CMOS technology

Jeng Han Tsai, Shao Wei Huang, Jian Ping Chou

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Fingerprint

Dive into the research topics of 'A 5.5 GHz low-power PLL using 0.18-μm CMOS technology'. Together they form a unique fingerprint.

Engineering & Materials Science