A 5.5 GHz low-power PLL using 0.18-μm CMOS technology
- Jeng Han Tsai
- , Shao Wei Huang
- , Jian Ping Chou
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
10
Link opens in a new tab
Citations
(Scopus)