Skip to main navigation Skip to search Skip to main content

A 5 GHz fully-integrated low-power phase-locked loop using 0.18-μm CMOS technology

  • Jeng Han Tsai*
  • , Chuan Jung Huang
  • , Tse Yi Hsieh
  • , Shao Wei Huang
    • *Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

Fingerprint

Dive into the research topics of 'A 5 GHz fully-integrated low-power phase-locked loop using 0.18-μm CMOS technology'. Together they form a unique fingerprint.
Sort by

INIS

Engineering