A 5 GHz fully-integrated low-power phase-locked loop using 0.18-μm CMOS technology

Jeng Han Tsai, Chuan Jung Huang, Tse Yi Hsieh, Shao Wei Huang

Research output: Contribution to journalArticle

Abstract

A 5 GHz fully integrated low-power phase-locked loop (PLL) was designed and fabricated on 0.18-μm CMOS process. To achieve low power consumption, the transformer feedback VCO and high speed true single phase clock (TSPC) divider were adopted. A rail-to-rail buffer amplifier was incorporated between the VCO and TSPC divider chain to provide full voltage swing for TSPC input. In addition, dual varactor pairs were utilized to enlarge the tuning rage of the VCO while maintaining the low KVCO. The PLL achieved low power of 12.12 mW with good phase noise. The closed loop phase noises were -90.88 and -115.8 dBc/Hz at 100 kHz and 10 MHz frequency offsets.

Original languageEnglish
Pages (from-to)1534-1537
Number of pages4
JournalMicrowave and Optical Technology Letters
Volume58
Issue number7
DOIs
Publication statusPublished - 2016 Jul 1

Fingerprint

voltage controlled oscillators
Variable frequency oscillators
Phase locked loops
clocks
Clocks
CMOS
dividers
rails
Phase noise
Rails
Buffer amplifiers
varactor diodes
Varactors
transformers
Electric power utilization
Tuning
buffers
amplifiers
tuning
high speed

Keywords

  • CMOS
  • phase-locked loop (PLL)
  • radio frequency integration circuit (RFIC)

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Atomic and Molecular Physics, and Optics
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

A 5 GHz fully-integrated low-power phase-locked loop using 0.18-μm CMOS technology. / Tsai, Jeng Han; Huang, Chuan Jung; Hsieh, Tse Yi; Huang, Shao Wei.

In: Microwave and Optical Technology Letters, Vol. 58, No. 7, 01.07.2016, p. 1534-1537.

Research output: Contribution to journalArticle

Tsai, Jeng Han ; Huang, Chuan Jung ; Hsieh, Tse Yi ; Huang, Shao Wei. / A 5 GHz fully-integrated low-power phase-locked loop using 0.18-μm CMOS technology. In: Microwave and Optical Technology Letters. 2016 ; Vol. 58, No. 7. pp. 1534-1537.
@article{cdcb673995ef440ca5b44fcb4eaad2f2,
title = "A 5 GHz fully-integrated low-power phase-locked loop using 0.18-μm CMOS technology",
abstract = "A 5 GHz fully integrated low-power phase-locked loop (PLL) was designed and fabricated on 0.18-μm CMOS process. To achieve low power consumption, the transformer feedback VCO and high speed true single phase clock (TSPC) divider were adopted. A rail-to-rail buffer amplifier was incorporated between the VCO and TSPC divider chain to provide full voltage swing for TSPC input. In addition, dual varactor pairs were utilized to enlarge the tuning rage of the VCO while maintaining the low KVCO. The PLL achieved low power of 12.12 mW with good phase noise. The closed loop phase noises were -90.88 and -115.8 dBc/Hz at 100 kHz and 10 MHz frequency offsets.",
keywords = "CMOS, phase-locked loop (PLL), radio frequency integration circuit (RFIC)",
author = "Tsai, {Jeng Han} and Huang, {Chuan Jung} and Hsieh, {Tse Yi} and Huang, {Shao Wei}",
year = "2016",
month = "7",
day = "1",
doi = "10.1002/mop.29848",
language = "English",
volume = "58",
pages = "1534--1537",
journal = "Microwave and Optical Technology Letters",
issn = "0895-2477",
publisher = "John Wiley and Sons Inc.",
number = "7",

}

TY - JOUR

T1 - A 5 GHz fully-integrated low-power phase-locked loop using 0.18-μm CMOS technology

AU - Tsai, Jeng Han

AU - Huang, Chuan Jung

AU - Hsieh, Tse Yi

AU - Huang, Shao Wei

PY - 2016/7/1

Y1 - 2016/7/1

N2 - A 5 GHz fully integrated low-power phase-locked loop (PLL) was designed and fabricated on 0.18-μm CMOS process. To achieve low power consumption, the transformer feedback VCO and high speed true single phase clock (TSPC) divider were adopted. A rail-to-rail buffer amplifier was incorporated between the VCO and TSPC divider chain to provide full voltage swing for TSPC input. In addition, dual varactor pairs were utilized to enlarge the tuning rage of the VCO while maintaining the low KVCO. The PLL achieved low power of 12.12 mW with good phase noise. The closed loop phase noises were -90.88 and -115.8 dBc/Hz at 100 kHz and 10 MHz frequency offsets.

AB - A 5 GHz fully integrated low-power phase-locked loop (PLL) was designed and fabricated on 0.18-μm CMOS process. To achieve low power consumption, the transformer feedback VCO and high speed true single phase clock (TSPC) divider were adopted. A rail-to-rail buffer amplifier was incorporated between the VCO and TSPC divider chain to provide full voltage swing for TSPC input. In addition, dual varactor pairs were utilized to enlarge the tuning rage of the VCO while maintaining the low KVCO. The PLL achieved low power of 12.12 mW with good phase noise. The closed loop phase noises were -90.88 and -115.8 dBc/Hz at 100 kHz and 10 MHz frequency offsets.

KW - CMOS

KW - phase-locked loop (PLL)

KW - radio frequency integration circuit (RFIC)

UR - http://www.scopus.com/inward/record.url?scp=84964445529&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84964445529&partnerID=8YFLogxK

U2 - 10.1002/mop.29848

DO - 10.1002/mop.29848

M3 - Article

AN - SCOPUS:84964445529

VL - 58

SP - 1534

EP - 1537

JO - Microwave and Optical Technology Letters

JF - Microwave and Optical Technology Letters

SN - 0895-2477

IS - 7

ER -