Skip to main navigation Skip to search Skip to main content

A 224–448 MHz low-power fully integrated phase-locked loop using 0.18-μm CMOS process

  • Jeng Han Tsai*
  • , Chia Lung Lin
  • , Yin Ting Kuo
    • *Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

5   Link opens in a new tab Citations (Scopus)

Fingerprint

Dive into the research topics of 'A 224–448 MHz low-power fully integrated phase-locked loop using 0.18-μm CMOS process'. Together they form a unique fingerprint.
Sort by

INIS

Engineering