A 10-bit 2.5mW 0.27mm 22 CMOS DAC with spike-free switching

Chien Hung Kuo, Jen Chieh Tsai

Research output: Contribution to conferencePaper

2 Citations (Scopus)

Abstract

A low-power digital-to-analog converter for portable electronics is introduced. A fully segmented architecture with a spike-free current mirror is presented to improve the INL/DNL and reduce the power consumption of the high-speed current steering DAC. The presented 10-bit DAC have been implemented in 0.18μm IP6M CMOS standard technology, and its core area is 0.27mm 2. The simulation results show the DNL/INL is ±0.14/0.14 at a conversion rate of 10MHz, and consume 2.5mW of power from a 1.8V supply voltage.

Original languageEnglish
Pages473-476
Number of pages4
Publication statusPublished - 2005 Dec 12
Event9th International Symposium on Consumer Electronics 2005, ISCE 2005 - , Macao
Duration: 2005 Jun 142005 Jun 16

Other

Other9th International Symposium on Consumer Electronics 2005, ISCE 2005
CountryMacao
Period05/6/1405/6/16

Fingerprint

Digital to analog conversion
Mirrors
Electric power utilization
Electronic equipment
Electric potential

Keywords

  • Current mirror
  • Digital-to-analog converter
  • Low power

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Kuo, C. H., & Tsai, J. C. (2005). A 10-bit 2.5mW 0.27mm 22 CMOS DAC with spike-free switching. 473-476. Paper presented at 9th International Symposium on Consumer Electronics 2005, ISCE 2005, Macao.

A 10-bit 2.5mW 0.27mm 22 CMOS DAC with spike-free switching. / Kuo, Chien Hung; Tsai, Jen Chieh.

2005. 473-476 Paper presented at 9th International Symposium on Consumer Electronics 2005, ISCE 2005, Macao.

Research output: Contribution to conferencePaper

Kuo, CH & Tsai, JC 2005, 'A 10-bit 2.5mW 0.27mm 22 CMOS DAC with spike-free switching', Paper presented at 9th International Symposium on Consumer Electronics 2005, ISCE 2005, Macao, 05/6/14 - 05/6/16 pp. 473-476.
Kuo CH, Tsai JC. A 10-bit 2.5mW 0.27mm 22 CMOS DAC with spike-free switching. 2005. Paper presented at 9th International Symposium on Consumer Electronics 2005, ISCE 2005, Macao.
Kuo, Chien Hung ; Tsai, Jen Chieh. / A 10-bit 2.5mW 0.27mm 22 CMOS DAC with spike-free switching. Paper presented at 9th International Symposium on Consumer Electronics 2005, ISCE 2005, Macao.4 p.
@conference{a0ce4764277243a1b3ada3e7fc9011b4,
title = "A 10-bit 2.5mW 0.27mm 22 CMOS DAC with spike-free switching",
abstract = "A low-power digital-to-analog converter for portable electronics is introduced. A fully segmented architecture with a spike-free current mirror is presented to improve the INL/DNL and reduce the power consumption of the high-speed current steering DAC. The presented 10-bit DAC have been implemented in 0.18μm IP6M CMOS standard technology, and its core area is 0.27mm 2. The simulation results show the DNL/INL is ±0.14/0.14 at a conversion rate of 10MHz, and consume 2.5mW of power from a 1.8V supply voltage.",
keywords = "Current mirror, Digital-to-analog converter, Low power",
author = "Kuo, {Chien Hung} and Tsai, {Jen Chieh}",
year = "2005",
month = "12",
day = "12",
language = "English",
pages = "473--476",
note = "9th International Symposium on Consumer Electronics 2005, ISCE 2005 ; Conference date: 14-06-2005 Through 16-06-2005",

}

TY - CONF

T1 - A 10-bit 2.5mW 0.27mm 22 CMOS DAC with spike-free switching

AU - Kuo, Chien Hung

AU - Tsai, Jen Chieh

PY - 2005/12/12

Y1 - 2005/12/12

N2 - A low-power digital-to-analog converter for portable electronics is introduced. A fully segmented architecture with a spike-free current mirror is presented to improve the INL/DNL and reduce the power consumption of the high-speed current steering DAC. The presented 10-bit DAC have been implemented in 0.18μm IP6M CMOS standard technology, and its core area is 0.27mm 2. The simulation results show the DNL/INL is ±0.14/0.14 at a conversion rate of 10MHz, and consume 2.5mW of power from a 1.8V supply voltage.

AB - A low-power digital-to-analog converter for portable electronics is introduced. A fully segmented architecture with a spike-free current mirror is presented to improve the INL/DNL and reduce the power consumption of the high-speed current steering DAC. The presented 10-bit DAC have been implemented in 0.18μm IP6M CMOS standard technology, and its core area is 0.27mm 2. The simulation results show the DNL/INL is ±0.14/0.14 at a conversion rate of 10MHz, and consume 2.5mW of power from a 1.8V supply voltage.

KW - Current mirror

KW - Digital-to-analog converter

KW - Low power

UR - http://www.scopus.com/inward/record.url?scp=28444444973&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=28444444973&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:28444444973

SP - 473

EP - 476

ER -