A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications

Chien Hung Kuo, Kuan Yi Lee, Shuo Chau Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, a 0.8V switched-opamp (SOP)-based 22 cascade delta-sigma modulator for wideband applications is presented. The first stage uses low-distortion topology to release the requirement of SOP due to only the quantization noise in integrator path. The second stage employs a CIFB structure without the use of summer in front of the quantizer to decrease the power consumption. Double sampling technique combined with the SOP with two output stages is used to promote the clock efficiency. The proposed fourth-order ΔΣ modulator with CIFF-CIFB structure has been implemented in a 0.13μm CMOS 1P8M technology. The core area excluding PADs is 1.66×1.62 mm2. The peak signal-to-noise plus distortion ratio (SNDR) and dynamic range (DR) of the presented modulator within a 1.1 MHz of bandwidth are 77.9 dB and 85 dB, respectively, under a 20 MHz of clock rate. The power dissipation of the presented ΔΣ modulator is 15.7 mW at a 0.8V of supply voltage.

Original languageEnglish
Title of host publicationProceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems
Pages1224-1227
Number of pages4
DOIs
Publication statusPublished - 2008
EventAPCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems - Macao, China
Duration: 2008 Nov 302008 Dec 3

Other

OtherAPCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems
CountryChina
CityMacao
Period08/11/3008/12/3

Fingerprint

Operational amplifiers
Modulators
Clocks
Energy dissipation
Electric power utilization
Topology
Sampling
Bandwidth
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kuo, C. H., Lee, K. Y., & Chen, S. C. (2008). A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications. In Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems (pp. 1224-1227). [4746247] https://doi.org/10.1109/APCCAS.2008.4746247

A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications. / Kuo, Chien Hung; Lee, Kuan Yi; Chen, Shuo Chau.

Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems. 2008. p. 1224-1227 4746247.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kuo, CH, Lee, KY & Chen, SC 2008, A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications. in Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems., 4746247, pp. 1224-1227, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems, Macao, China, 08/11/30. https://doi.org/10.1109/APCCAS.2008.4746247
Kuo CH, Lee KY, Chen SC. A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications. In Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems. 2008. p. 1224-1227. 4746247 https://doi.org/10.1109/APCCAS.2008.4746247
Kuo, Chien Hung ; Lee, Kuan Yi ; Chen, Shuo Chau. / A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications. Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems. 2008. pp. 1224-1227
@inproceedings{6f43be19bd8f484d9a33671c2f57a4f1,
title = "A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications",
abstract = "In this paper, a 0.8V switched-opamp (SOP)-based 22 cascade delta-sigma modulator for wideband applications is presented. The first stage uses low-distortion topology to release the requirement of SOP due to only the quantization noise in integrator path. The second stage employs a CIFB structure without the use of summer in front of the quantizer to decrease the power consumption. Double sampling technique combined with the SOP with two output stages is used to promote the clock efficiency. The proposed fourth-order ΔΣ modulator with CIFF-CIFB structure has been implemented in a 0.13μm CMOS 1P8M technology. The core area excluding PADs is 1.66×1.62 mm2. The peak signal-to-noise plus distortion ratio (SNDR) and dynamic range (DR) of the presented modulator within a 1.1 MHz of bandwidth are 77.9 dB and 85 dB, respectively, under a 20 MHz of clock rate. The power dissipation of the presented ΔΣ modulator is 15.7 mW at a 0.8V of supply voltage.",
author = "Kuo, {Chien Hung} and Lee, {Kuan Yi} and Chen, {Shuo Chau}",
year = "2008",
doi = "10.1109/APCCAS.2008.4746247",
language = "English",
isbn = "9781424423422",
pages = "1224--1227",
booktitle = "Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems",

}

TY - GEN

T1 - A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications

AU - Kuo, Chien Hung

AU - Lee, Kuan Yi

AU - Chen, Shuo Chau

PY - 2008

Y1 - 2008

N2 - In this paper, a 0.8V switched-opamp (SOP)-based 22 cascade delta-sigma modulator for wideband applications is presented. The first stage uses low-distortion topology to release the requirement of SOP due to only the quantization noise in integrator path. The second stage employs a CIFB structure without the use of summer in front of the quantizer to decrease the power consumption. Double sampling technique combined with the SOP with two output stages is used to promote the clock efficiency. The proposed fourth-order ΔΣ modulator with CIFF-CIFB structure has been implemented in a 0.13μm CMOS 1P8M technology. The core area excluding PADs is 1.66×1.62 mm2. The peak signal-to-noise plus distortion ratio (SNDR) and dynamic range (DR) of the presented modulator within a 1.1 MHz of bandwidth are 77.9 dB and 85 dB, respectively, under a 20 MHz of clock rate. The power dissipation of the presented ΔΣ modulator is 15.7 mW at a 0.8V of supply voltage.

AB - In this paper, a 0.8V switched-opamp (SOP)-based 22 cascade delta-sigma modulator for wideband applications is presented. The first stage uses low-distortion topology to release the requirement of SOP due to only the quantization noise in integrator path. The second stage employs a CIFB structure without the use of summer in front of the quantizer to decrease the power consumption. Double sampling technique combined with the SOP with two output stages is used to promote the clock efficiency. The proposed fourth-order ΔΣ modulator with CIFF-CIFB structure has been implemented in a 0.13μm CMOS 1P8M technology. The core area excluding PADs is 1.66×1.62 mm2. The peak signal-to-noise plus distortion ratio (SNDR) and dynamic range (DR) of the presented modulator within a 1.1 MHz of bandwidth are 77.9 dB and 85 dB, respectively, under a 20 MHz of clock rate. The power dissipation of the presented ΔΣ modulator is 15.7 mW at a 0.8V of supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=62949147714&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=62949147714&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2008.4746247

DO - 10.1109/APCCAS.2008.4746247

M3 - Conference contribution

AN - SCOPUS:62949147714

SN - 9781424423422

SP - 1224

EP - 1227

BT - Proceedings of APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems

ER -