Skip to main navigation Skip to search Skip to main content

8-bit AES implementation in FPGA by multiplexing 32-bit AES operation

  • Chi Jeng Chang*
  • , Chi Wu Huang
  • , Hung Yun Tai
  • , Mao Yuan Lin
    • *Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5   Link opens in a new tab Citations (Scopus)

Fingerprint

Dive into the research topics of '8-bit AES implementation in FPGA by multiplexing 32-bit AES operation'. Together they form a unique fingerprint.
Sort by

INIS

Computer Science

Engineering