8-bit AES implementation in FPGA by multiplexing 32-bit AES operation

Chi Jeng Chang, Chi Wu Huang, Hung Yun Tai, Mao Yuan Lin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

8-bit AES implementation was first proposed by Tim Good[8] as Application-Specific-Instruction-Process(ASIP), featured in low area design based on the stored-program design concept, which the software programs runs in a hardware processor. This paper proposes a direct hardware implementation of AES algorithm. There are two kinds of implementation, one uses shift registers for KeyExpansion and Mixcolumn called Shift-type, the other called BRAM-type uses Block RAMs (BRAMs) instead of shift registers. Both Implementations gain much higher throughput than ASIP. However, BRAM-type uses only 130 slices and achieves a throughput of 27 Mega bit per second (Mbps). Comparing to ASIP's 122 slices and 2.18 Mbps throughput, it achieves 12 times increase in throughput, 8% increase in slice number and no software programming necessary.

Original languageEnglish
Title of host publicationProceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007
Pages505-507
Number of pages3
DOIs
Publication statusPublished - 2007 Dec 1
Event1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007 - Chengdu, China
Duration: 2007 Nov 12007 Nov 3

Publication series

NameProceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007

Other

Other1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007
CountryChina
CityChengdu
Period07/11/107/11/3

ASJC Scopus subject areas

  • Computer Science(all)
  • Economics, Econometrics and Finance (miscellaneous)

Fingerprint Dive into the research topics of '8-bit AES implementation in FPGA by multiplexing 32-bit AES operation'. Together they form a unique fingerprint.

Cite this