8-bit AES FPGA implementation using block RAM
- Chi Jeng Chang*
- , Chi Wu Huang
- , Hung Yun Tai
- , Mao Yuan Lin
- , Teng Kuei Hu
*Corresponding author for this work
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
16
Link opens in a new tab
Citations
(Scopus)