8-bit AES FPGA implementation using block RAM

Chi Jeng Chang, Chi Wu Huang, Hung Yun Tai, Mao Yuan Lin, Teng Kuei Hu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Citations (Scopus)

Abstract

An 8-bit data-path AES implementation was proposed recently by Tim Good [1] as Application-Specific-Instruction-Processor (ASIP) for the increasing popular applications in PDA, wireless network and embedded devices. This paper proposes an 8-bit AES implementation design that keeps MixColumn and sequential controls for AES operation in the processing area while moving the circuit necessary for other operations such as Sbox, ShiftRow and KeyExpansion to Block RAMs (BRAMs) of Xilinx FPGA chip. Thus, it keeps the low resource area around 130 slices uses 4 BRAMs and achieves 27 Megabit per second (Mbps) throughput. Our design obtains approximately 12 times (1200%) increase in throughput with 8% increase in resource area comparing to the ASIP instruction set design approach of 8-bit AES processor proposed in 2006.

Original languageEnglish
Title of host publicationProceedings of the 33rd Annual Conference of the IEEE Industrial Electronics Society, IECON
Pages2654-2659
Number of pages6
DOIs
Publication statusPublished - 2007
Event33rd Annual Conference of the IEEE Industrial Electronics Society, IECON - Taipei, Taiwan
Duration: 2007 Nov 52007 Nov 8

Other

Other33rd Annual Conference of the IEEE Industrial Electronics Society, IECON
CountryTaiwan
CityTaipei
Period07/11/507/11/8

    Fingerprint

Keywords

  • AES
  • Application-specific instruction processor(ASIP)
  • Block RAM (BRAM)
  • FPGA
  • Small area

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Chang, C. J., Huang, C. W., Tai, H. Y., Lin, M. Y., & Hu, T. K. (2007). 8-bit AES FPGA implementation using block RAM. In Proceedings of the 33rd Annual Conference of the IEEE Industrial Electronics Society, IECON (pp. 2654-2659). [4460363] https://doi.org/10.1109/IECON.2007.4460363